

BACKUP-BATTERY SUPERVISORS FOR RAM RETENTION

FEATURES

- Supply Current of 40 μ A (Max)
- Battery-Supply Current of 100 nA (Max)
- Precision Supply Voltage Monitor
3.3 V, 5 V, Other Options on Request
- Backup-Battery Voltage Can Exceed V_{DD}
- Power On Reset Generator With Fixed
100-ms Reset Delay Time
- Voltage Monitor For Power-Fail
or Low-Battery Monitoring
- Battery Freshness Seal
- Pin-For-Pin Compatible With MAX819,
MAX703, and MAX704
- 8-Pin MSOP Package
- Temperature Range -40°C to 85°C

DESCRIPTION


The TPS3619 family of supervisory circuits monitor and control processor activity by providing backup-battery switchover for data retention of CMOS RAM.

During power on, $\overline{\text{RESET}}$ is asserted when the supply voltage (V_{DD} or V_{BAT}) becomes higher than 1.1 V. Thereafter, the supply voltage supervisor monitors V_{DD} and keeps $\overline{\text{RESET}}$ output active as long as V_{DD} remains below the threshold voltage (V_{IT}). An internal timer delays

APPLICATIONS

- Fax Machines
- Set-Top Boxes
- Advanced Voice Mail Systems
- Portable Battery-Powered Equipment
- Computer Equipment
- Advanced Modems
- Automotive Systems
- Portable Long-Time Monitoring Equipment
- Point of Sale Equipment

DGK PACKAGE
(TOP VIEW)



the return of the output to the inactive state (high) to ensure proper system reset. The delay time starts after V_{DD} has risen above V_{IT} . When the supply voltage drops below V_{IT} , the output becomes active (low) again.

The product spectrum is designed for supply voltages of 3.3 V and 5 V. The circuits are available in an 8-pin MSOP package. The TPS3619 devices are characterized for operation over a temperature range of -40°C to 85°C .

PACKAGE INFORMATION

T_A	DEVICE NAME	MARKING
-40°C to 85°C	TPS3619-33DGKR [†]	AFL
	TPS3619-50DGKR [†]	AFM

[†] The DGKR passive indicates tape and reel of 2,500 parts.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

TPS3619-33
TPS3619-50

SLVS387B – APRIL 2001 – REVISED DECEMBER 2002

standard and application specific versions†



DEVICE NAME	NOMINAL VOLTAGE†, V _{NOM}
TPS3619x33 DGK	3.3 V
TPS3619x50 DGK	5.0 V


† For other threshold voltage versions, contact the local TI sales office for availability and lead-time.

FUNCTION TABLE (TPS3619)


V _{DD} > V _{IT}	V _{DD} > V _{BAT}	\overline{MR}	V _{OUT}	\overline{RESET}
0	0	0	V _{BAT}	0
0	0	1	V _{BAT}	0
0	1	0	V _{DD}	0
0	1	1	V _{DD}	0
1	0	0	V _{DD}	0
1	0	1	V _{DD}	1
1	1	0	V _{DD}	0
1	1	1	V _{DD}	1

PFI > V _{PFI}	\overline{PFO}
0	0
1	1
COND.: V _{DD} > V _{DD_MIN}	


typical operating circuit



functional block diagram



timing diagram



Terminal Functions

TERMINAL		I/O	DESCRIPTION
NAME	NO.		
GND	3	I	Ground
\overline{MR}	6	I	Manual reset input
PFI	4	I	Power-fail comparator input
\overline{PFO}	5	O	Power-fail comparator output
\overline{RESET}	7	O	Active-low reset output
V_{BAT}	8	I	Backup-battery input
V_{DD}	2	I	Input supply voltage
V_{OUT}	1	O	Supply output

detailed description

battery freshness seal

The battery freshness seal of the TPS3619 family disconnects the backup-battery from internal circuitry until it is needed. This function ensures that the backup-battery connected to V_{BAT} is fresh when the final product is put to use. The following steps explain how to enable the freshness seal mode.

1. Connect V_{BAT} ($V_{BAT} > V_{BATmin}$)
2. Ground \overline{PFO}
3. Connect PFI to V_{DD} ($PFI = V_{DD}$)
4. Connect V_{DD} to power supply ($V_{DD} > V_{IT}$) and keep connected for $5\text{ ms} < t < 35\text{ ms}$

The battery freshness seal mode is disabled by the positive-going edge of \overline{RESET} when V_{DD} is applied.

detailed description (continued)

power-fail comparator (PFI and $\overline{\text{PFO}}$)

An additional comparator is provided to monitor voltages other than the nominal supply voltage. The power-fail-input (PFI) is compared with an internal voltage reference of 1.15 V. If the input voltage falls below the power-fail threshold $V_{\text{IT(PFI)}}$ of typical 1.15 V, the power-fail output ($\overline{\text{PFO}}$) goes low. If $V_{\text{IT(PFI)}}$ goes above $V_{\text{(PFI)}}$, plus about 12-mV hysteresis, the output returns to high. By connecting two external resistors, it is possible to supervise any voltages above $V_{\text{(PFI)}}$. The sum of both resistors should be about 1 M Ω , to minimize power consumption and also to assure that the current in the PFI pin can be ignored compared with the current through the resistor network. The tolerance of the external resistors should be not more than 1% to ensure minimal variation of sensed voltage. If the power-fail comparator is unused, PFI should be connected to ground and $\overline{\text{PFO}}$ left unconnected.

backup-battery switchover

In case of a brownout or power failure, it may be necessary to preserve the contents of RAM. If a backup-battery is installed at V_{BAT} , the device automatically switches the connected RAM to backup power when V_{DD} fails. In order to allow the backup-battery (e.g., a 3.6-V lithium cell) to have a higher voltage than V_{DD} , these supervisors do not connect V_{BAT} to V_{OUT} when V_{BAT} is greater than V_{DD} . V_{BAT} only connects to V_{OUT} (through a 15- Ω switch) when V_{DD} falls below V_{IT} and V_{BAT} is greater than V_{DD} . When V_{DD} recovers, switchover is deferred either until V_{DD} crosses V_{BAT} , or until V_{DD} rises above the reset threshold V_{IT} . V_{OUT} connects to V_{DD} through a 1- Ω (max) PMOS switch when V_{DD} crosses the reset threshold.

FUNCTION TABLE

$V_{\text{DD}} > V_{\text{BAT}}$	$V_{\text{DD}} > V_{\text{IT}}$	V_{OUT}
1	1	V_{DD}
1	0	V_{DD}
0	1	V_{DD}
0	0	V_{BAT}




Figure 1. Normal Supply Voltage vs Backup-Battery Supply Voltage

absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage: V_{DD} (see Note1)	7 V
\overline{MR} and PFI pins (see Note 1)	–0.3 V to ($V_{DD} + 0.3$ V)
Continuous output current: V_{OUT} , I_O	400 mA
All other pins, I_O (see Note 1)	±10 mA
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range, T_A	–40°C to 85°C
Storage temperature range, T_{stg}	–65°C to 150°C
Lead temperature soldering 1,6 mm (1/16 inch) from case for 10 seconds	260°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to GND. For reliable operation, the device must not be operated at 7 V for more than $t=1000h$ continuously.

DISSIPATION RATING TABLE

PACKAGE	$T_A < 25^\circ\text{C}$ POWER RATING	DERATING FACTOR ABOVE $T_A = 25^\circ\text{C}$	$T_A = 70^\circ\text{C}$ POWER RATING	$T_A = 85^\circ\text{C}$ POWER RATING
DGK	470 mW	3.76 mW/°C	301 mW	241 mW

recommended operating conditions at specified temperature range

	MIN	MAX	UNIT
Supply voltage, V_{DD}	1.65	5.5	V
Battery supply voltage, V_{BAT}	1.5	5.5	V
Input voltage, V_I	0	$V_{DD}+0.3$	V
High-level input voltage, V_{IH}	$0.7 \times V_{DD}$		V
Low-level input voltage, V_{IL}		$0.3 \times V_{DD}$	V
Continuous output current at V_{OUT} , I_O		300	mA
Input transition rise and fall rate at \overline{MR}		100	ns/V
Slew rate at V_{DD} or V_{BAT} , $\Delta t/\Delta V$		1	V/μs
Operating free-air temperature range, T_A	–40	85	°C

electrical characteristics over recommended operating conditions (unless otherwise noted)

PARAMETER			TEST CONDITIONS		MIN	TYP	MAX	UNIT	
V _{OH}	High-level output voltage	$\overline{\text{RESET}}$	V _{DD} = 1.8 V, I _{OH} = −400 μA		V _{DD} − 0.2 V			V	
			V _{DD} = 3.3 V, I _{OH} = −2 mA		V _{DD} − 0.4 V				
			V _{DD} = 5 V, I _{OH} = −3 mA		V _{DD} − 0.4 V				
		$\overline{\text{PFO}}$	V _{DD} = 1.8 V, I _{OH} = −20 μA		V _{DD} − 0.3 V			V	
			V _{DD} = 3.3 V, I _{OH} = −80 μA		V _{DD} − 0.4 V				
			V _{DD} = 5 V, I _{OH} = −120 μA		V _{DD} − 0.4 V				
V _{OL}	Low-level output voltage	$\overline{\text{RESET}}$ $\overline{\text{PFO}}$	V _{DD} = 1.8 V, I _{OL} = −400 μA		0.2			V	
			V _{DD} = 3.3 V, I _{OL} = 2 mA		0.4				
			V _{DD} = 5 V, I _{OL} = 3 mA		0.4				
V _{res}		Powerup reset voltage (see Note 2)		I _{OL} = 20 μA, V _{BAT} > 1.1 V or V _{DD} > 1.1 V		0.4		V	
V _{OUT}	Normal mode	I _{OUT} = 8.5 mA, V _{DD} = 1.8 V, V _{BAT} = 0 V		V _{DD} − 50 V			V		
		I _{OUT} = 125 mA, V _{DD} = 3.3 V, V _{BAT} = 0 V		V _{DD} − 150 V					
		I _{OUT} = 200 mA, V _{DD} = 5 V, V _{BAT} = 0 V		V _{DD} − 200 V					
	Battery-backup mode	I _{OUT} = 0.5 mA, V _{DD} = 0 V, V _{BAT} = 1.5 V		V _{BAT} − 20 mV			V		
		I _{OUT} = 7.5 mA, V _{BAT} = 3.3 V		V _{BAT} − 113 mV					
r _{DS(on)}	V _{DD} to V _{OUT} on-resistance		V _{DD} = 5 V		0.6		1	Ω	
	V _{BAT} to V _{OUT} on-resistance		V _{DD} = 3.3 V		8		15		
V _{IT−}	Negative-going input threshold voltage (see Note 3)	TPS3619-33	T _A = −40°C to 85°C		2.88		2.93	3	V
		TPS3619-50			4.46		4.55	4.64	
V _{PFI}		PFI			1.13		1.15	1.17	
V _{hys}	Hysteresis	V _{IT}	1.65 V < V _{IT} < 2.5 V		20			mV	
			2.5 V < V _{IT} < 3.5 V		40				
			3.5 V < V _{IT} < 5.5 V		60				
		PFI			12				
		VBSW (see Note 4)	V _{DD} = 1.8 V		55				
I _{IH}	High-level input current	$\overline{\text{MR}}$	$\overline{\text{MR}}$ = 0.7 x V _{DD}	V _{DD} = 5 V	−33		−76	μA	
I _{IL}	Low-level input current		$\overline{\text{MR}}$ = 0 V		−110		−255		
I _I	Input current	PFI			−25		25	nA	
I _{OS}	Short-circuit current	$\overline{\text{PFO}}$	$\overline{\text{PFO}}$ = 0 V	V _{DD} = 1.8 V	−0.3		mA		
				V _{DD} = 3.3 V	−1.1				
				V _{DD} = 5 V	−2.4				
I _{DD}	V _{DD} supply current	V _{OUT} = V _{DD}				40	μA		
		V _{OUT} = V _{BAT}				40			
I _(BAT)	V _{BAT} supply current	V _{OUT} = V _{DD}		−0.1		0.1	μA		
		V _{OUT} = V _{BAT}				0.5			
C _i	Input capacitance	V _I = 0 V to 5 V		5			pF		

- NOTES: 2. The lowest supply voltage at which RESET becomes active. $t_r, V_{DD} \geq 15 \mu\text{s/V}$
3. To ensure the best stability of the threshold voltage, a bypass capacitor (ceramic, 0.1 μF) should be placed near to the supply terminals.
4. For $V_{DD} < 1.6 \text{ V}$, V_{OUT} switches to V_{BAT} regardless of V_{BAT}



timing requirements at $R_L = 1\text{ M}\Omega$, $C_L = 50\text{ pF}$, $T_A = -40^\circ\text{C}$ to 85°C

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_w	Pulse width	at V_{DD} $V_{IH} = V_{IT} + 0.2\text{ V}$, $V_{IL} = V_{IT} - 0.2\text{ V}$	6			μs
		at $\overline{\text{MR}}$ $V_{DD} = V_{IT} + 0.2\text{ V}$, $V_{IL} = 0.3 \times V_{DD}$, $V_{IH} = 0.7 \times V_{DD}$	100			ns





switching characteristics at $R_L = 1\text{ M}\Omega$, $C_L = 50\text{ pF}$, $T_A = -40^\circ\text{C}$ to 85°C

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_d	Delay time	$V_{DD} \geq V_{IT} + 0.2\text{ V}$, $\overline{\text{MR}} \geq 0.7 \times V_{DD}$, See timing diagram	60	100	140	ms
t_{PHL}	Propagation (delay) time, high-to-low level output	V_{DD} to $\overline{\text{RESET}}$ $V_{IL} = V_{IT} - 0.2\text{ V}$, $V_{IH} = V_{IT} + 0.2\text{ V}$		2	5	μs
		PFI to $\overline{\text{PFO}}$ delay $V_{IL} = V_{PFI} - 0.2\text{ V}$, $V_{IH} = V_{PFI} + 0.2\text{ V}$		3	5	
		$\overline{\text{MR}}$ to $\overline{\text{RESET}}$ $V_{DD} \geq V_{IT} + 0.2\text{ V}$, $V_{IL} = 0.3 \times V_{DD}$, $V_{IH} = 0.7 \times V_{DD}$		0.1	1	

TYPICAL CHARACTERISTICS



TYPICAL CHARACTERISTICS



TYPICAL CHARACTERISTICS




Figure 8




Figure 9




Figure 10




Figure 11

TYPICAL CHARACTERISTICS




Figure 12





Figure 13

MECHANICAL DATA

DGK (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion.
 - D. Falls within JEDEC MO-187

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265