SLVS363 - AUGUST 2001

#### features

- Precision Supply Voltage Supervision Range: 0.9 V, 1.2 V, 1.5 V, 1.6 V, 2 V. 3.3 V
- High Trip Point Accuracy: 0.75%
- Supply Current of 1.2 μA (Typ)
- RESET Defined With Input Voltages as Low as 0.4 V
- Power On Reset Generator With a Delay Time of 130 ms
- Push/Pull or Open-Drain RESET Outputs
- SOT23-6 Package
- Temperature Range . . . –40°C to 85°C


### typical applications

- Applications Using Low-Power DSPs, Microcontrollers or Microprocessors
- Portable/Battery-Powered Equipment
- Intelligent Instruments
- Wireless Communication Systems
- Programmable Controls
- Industrial Equipment
- Notebook/Desktop Computers
- Automotive Systems


## description

The TPS310x, TPS311x families of supervisory circuits provide circuit initialization and timing supervision, primarily for DSP and processor-based systems.

During power on,  $\overline{RESET}$  is asserted when the supply voltage (V<sub>DD</sub>) becomes higher than 0.4 V. Thereafter, the supervisory circuit monitors V<sub>DD</sub> and keeps the  $\overline{RESET}$  output active as long as V<sub>DD</sub> remains below the threshold voltage (V<sub>IT</sub>). An internal timer delays the return of the output to the inactive state to ensure proper system reset. The delay time starts after V<sub>DD</sub> has risen above the V<sub>IT</sub>. When the V<sub>DD</sub> drops below the V<sub>IT</sub>, the output becomes active again.



## typical application circuit



All the devices of this family have a fixed-sense threshold voltage (V<sub>IT</sub>) set by an internal voltage divider.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SLVS363 - AUGUST 2001

## description (continued)

The TPS3103 and TPS3106 have an active-low, open drain RESET output. The TPS3110 has an active-low push/pull RESET.

The product spectrum is designed for supply voltages of 0.9 V up to 3.3 V. The circuits are available in a 6-pin SOT-23 package. The TPS31xx family is characterized for operation over a temperature range of -40°C to 85°C.

#### **AVAILABLE OPTIONS**

DEVICE	RESET OUTPUT	RSTSENSE, RSTVDD OUTPUT	SENSE INPUT	WDI INPUT	PFO OUTPUT
TPS3103	Open drain				Open drain
TPS3106		Open drain	~		
TPS3110	✓ Push-pull		<b>V</b>	~	

#### **PACKAGE INFORMATION**


TA	DEVICE	NAME	THRESHOLD VOLTAGE, V <sub>IT</sub>	MARKING
	TPS3103E12DBVR <sup>‡</sup>	TPS3103E12DBVT§	1.142 V	PFWI
	TPS3103E15DBVR <sup>‡</sup>	TPS3103E15DBVT§	1.434 V	PFXI
	TPS3103H20DBVR <sup>‡</sup>	TPS3103H20DBVT§	1.84 V	PFYI
	TPS3103K33DBVR <sup>‡</sup>	TPS3103K33DBVT§	2.941 V	PGRI
	TPS3106E09DBVR <sup>†‡</sup>	TPS3106E09DBVT§	0.86 V	PFZI
–40°C to 85°C	TPS3106E16DBVR <sup>‡</sup>	TPS3106E16DBVT§	1.521 V	PGSI
	TPS3106K33DBVR <sup>‡</sup>	TPS3106K33DBVT§	2.941 V	PGBI
	TPS3110E09DBVR‡	TPS3110E09DBVT§	0.86 V	PGII
	TPS3110E12DBVR <sup>‡</sup>	TPS3110E12DBVT§	1.142 V	PGJI
	TPS3110E15DBVR <sup>‡</sup>	TPS3110E15DBVT§	1.434 V	PGKI
	TPS3110K33DBVR <sup>†‡</sup>	TPS3110K33DBVT§	2.941 V	PGLI

<sup>†</sup>TPS3106E09 and TPS3110K33 will be available in August 2001, all other versions will be available in October 2001.

<sup>&</sup>lt;sup>‡</sup>The DBVR passive indicates tape and reel of 3000 parts.

<sup>§</sup> The DBVT passive indicates tape and reel of 250 parts.

# ordering information



DEVICE NAME	NOMINAL SUPPLY VOLTAGE, V <sub>N(dc)</sub>	DEVICE NAME	TYPICAL RESET THRESHOLD VOLTAGE, VIT
TPS310xx09DBV TPS311xx09DBV	0.9 V	TPS310XEXXDBV TPS311XEXXDBV	V <sub>N(dc)</sub> – 5%
TPS310xx12DBV TPS311xx12DBV	1.2 V	TPS310XHXXDBV	V <sub>N(dc)</sub> – 8%
TPS310xx15DBV TPS311xx15DBV	1.5 V	TPS310XKXXDBV TPS311XKXXDBV	V <sub>N(dc)</sub> – 11%
TPS310xx16DBV	1.6 V		
TPS310xx20DBV	2 V		
TPS310xx33DBV- TPS311xx33DBV	3.3 V		

# **Function Tables**

### TPS3110<sup>†</sup>

MR	V(SENSE) > 0.551 V	$V_{DD} > V_{IT}$	RESET
L	Х	х	L
Н	0	0	L
Н	0	1	L
Н	1	0	L
Н	1	1	Н

Function of watchdog-timer not shown

### TPS3103

MR	V <sub>(PFI)</sub> > 0.551 V	$V_{DD} > V_{IT}$	RESET	PFO
L	0	x	L	L
L	1	x	L	Н
Н	0	0	L	L
Н	0	1	Н	L
Н	1	0	L	Н
Н	1	1	Н	Н


### **TPS3106**


MR	V(SENSE) > 0.551 V	$V_{DD} > V_{IT}$	RSTVDD	RSTSENSE
L	X	Х	L	L
Н	0	0	L	L
Н	0	1	Н	L
Н	1	0	L	Н
Н	1	1	н	Н




x = Don't care

# functional block diagram





# functional block diagram (continued)



# timing diagram




Figure 1. Timing Diagram for TPS3103

# timing diagram




Figure 2. Timing Diagram for TPS3106

# timing diagram




Figure 3. Timing Diagram for TPS3110



SLVS363 - AUGUST 2001

### **Terminal Functions**

	TERMINAL			DECODINE
NAME	PART	NO.	1/0	DESCRIPTION
GND	ALL	2		GND
MR	ALL	3	I	Manual-reset input. Pull low to force a reset. RESET remains low as long as MR is low and for the timeout period after MR goes high. Leave unconnected or connect to V <sub>DD</sub> when unused.
PFI	TPS3103	4	I	Power-fail input compares to 0.551 V with no additional delay. Connect to V <sub>DD</sub> if not used.
PFO	TPS3103	5	0	Power-fail output. Goes high when voltage at PFI rises above 0.551 V.
RESET	TPS3103 TPS3110	1	0	Active-low reset output. Either push-pull or open-drain output stage
RSTSENSE	TPS3106	5	0	Active-low reset output. Logic level at RSTSENSE only depends on the voltage at SENSE and the status of MR.
RSTVDD	TPS3106	1	0	Active-low reset output. Logic level at $\overline{\text{RSTVDD}}$ only depends on the voltage at $V_{DD}$ and the status of $\overline{\text{MR}}$ .
SENSE	TPS3106 TPS3110	4 4	I	A reset will be asserted if the voltage at SENSE is lower than 0.551 V. Connect to $V_{\mbox{DD}}$ if unused
$V_{DD}$	ALL	6		Supply voltage. Powers the device and monitors its own voltage
WDI	TPS3110	5	I	Watchdog timer input. If WDI remains high or low longer than the time-out period, then reset is triggered. The timer clears when reset is asserted or when WDI sees a rising edge or a falling edge.

### detailed description

### watchdog

The TPS3110 device integrates a watchdog timer that must be periodically triggered by a positive or negative transition of WDI. When the supervising system fails to retrigger the watchdog circuit within the time-out interval, RESET becomes active for the time period (t<sub>d</sub>). This event also reinitializes the watchdog timer.

### manual reset (MR)

Many  $\mu$ C-based products require manual-reset capability, allowing <u>an</u> operator or logic circuitry to initiate a <u>reset</u>. Logic low at  $\overline{MR}$  asserts reset. Reset remains asserted while  $\overline{MR}$  is low and for a time period (t<sub>d</sub>) after  $\overline{MR}$  returns high. The input has an internal 100-k $\Omega$  pullup resistor, so it can be left open if it is unused.

Connect a normally open momentary switch from  $\overline{MR}$  to GND to create a manual reset function. External debounce is not required. If  $\overline{MR}$  is driven from long cables or if the device is used in noisy environments, connecting a 0.1- $\mu$ F capacitor from  $\overline{MR}$  to GND provides additional noise immunity.

### PFI, PFO

The TPS3103 has an integrated power-fail (PFI) comparator with a separate open drain (PFO) output can be used for low-battery detection, power-fail warning, or for monitoring a power supply other than the main supply.

An additional comparator is provided to monitor voltages other than the nominal supply voltage. The power-fail input (PFI) will be compared with an internal voltage reference of 0.551 V. If the input voltage falls below the power-fail threshold ( $V_{IT-(S)}$ ), the power-fail output (PFO) goes low. If it goes above 0.551 V plus approximately 15-mV hysteresis, the output returns to high. By connecting two external resistors, it is possible to supervise any voltage above 0.551 V. The sum of both resistors should be approximately 1 M $\Omega$ , to minimize power consumption and to assure that the current into the PFI pin can be neglected compared with the current through the resistor network. The tolerance of the external resistors should be not more than 1% to ensure minimal variation of sensed voltage. If the power-fail comparator is unused, connect PFI to GND and leave  $\overline{\text{PFO}}$  unconnected. For proper operation of the PFI-comparator the supply voltage ( $V_{DD}$ ) must be higher than 0.8 V.

SLVS363 - AUGUST 2001

### **SENSE**

The voltage at the SENSE input is compared with a reference voltage of 0.551 V. If the voltage at SENSE falls below the sense-threshold  $(V_{IT-(S)})$ , reset is asserted. On the TPS3106, a dedicated RSTSENSE output is available. On the TPS3110, the logic signal from SENSE is OR-wired with the logic signal from  $V_{DD}$  or  $\overline{MR}$ . An internal timer delays the return of the output to the inactive state, once the voltage at SENSE goes above 0.551 V plus about 15 mV of hysteresis. For proper operation of the SENSE-comparator, the supply voltage must be higher than 0.8 V.

# absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage, V <sub>DD</sub> (see Note1)	3.6 V
All other pins (see Note 1)	
Maximum low output current, I <sub>OL</sub>	5 mA
Maximum high output current, IOH	–5 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{DD}$ )	±10 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>DD</sub> )	±10 mA
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range, T <sub>A</sub>	–40°C to 85°C
Storage temperature range, T <sub>sta</sub>	–65°C to 150°C
Soldering temperature	260°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to GND. For reliable operation, the device must not be operated at 3.6 V for more than t=1000h continuously.

#### **DISSIPATION RATING TABLE**

PACKAGE	$T_{\mbox{A}} \le 25^{\circ}\mbox{C}$ POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING
DBV	437 mW	3.5 mW/°C	280 mW	227 mW

### recommended operating conditions

	MIN	MAX	UNIT
Supply voltage, V <sub>DD</sub> (see Note 2)	0.4	3.3	V
Input voltage, V <sub>I</sub>	0	$V_{DD} + 0.3$	V
High-level input voltage, V <sub>IH</sub> at MR, WDI	$0.7 \times V_{DD}$		V
Low-level input voltage, V <sub>IL</sub> at MR, WDI		$0.3 \times V_{DD}$	V
Input transition rise and fall rate at $\Delta t/\Delta V$ at MR, WDI		100	ns/V
Operating free-air temperature range, TA	-40	85	°C

NOTE 2: For proper operation of SENSE, PFI, and WDI functions:  $V_{DD} \ge 0.8 \text{ V}$ 



SLVS363 - AUGUST 2001

# electrical characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETERS	}	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
			$V_{DD} = 3.3 \text{ V},  I_{OH} = -3 \text{ mA}$					
			$V_{DD} = 1.8 \text{ V},  I_{OH} = -2 \text{ mA}$	0.0 \/				
Vон	High-level output voltage		$V_{DD} = 1.5 \text{ V},  I_{OH} = -1 \text{ mA}$	$0.8 \times V_{DD}$			V	
			$V_{DD} = 0.9 \text{ V},  I_{OH} = -0.4 \text{ mA}$					
			$V_{DD} = 0.5 \text{ V},  I_{OH} = -5 \mu\text{A}$	$0.7 \times V_{DD}$				
			$V_{DD} = 3.3 \text{ V},  I_{OL} = 3 \text{ mA}$					
		$V_{DD} = 1.5 \text{ V},  I_{OL} = 2 \text{ mA}$				0.0		
VOL	Low-level output voltage		V <sub>DD</sub> = 1.2 V, I <sub>OL</sub> = 1 mA			0.3	V	
	voltage		V <sub>DD</sub> = 0.9 V, I <sub>OL</sub> = 500 μA					
		RESET only	V <sub>DD</sub> = 0.4 V, I <sub>OL</sub> = 5 μA			0.1		
		TPS31xxE09		0.854	0.86	0.866		
		TPS31xxE12	1	1.133	1.142	1.151		
	Negative-going input	TPS31xxE15	1	1.423	1.434	1.445		
$V_{IT-}$	threshold voltage (see Note 4)	TPS31xxE16	T <sub>A</sub> = 25°C	1.512 1.523 1.		1.534	V	
	TPS31xxH20		1	1.829	1.843	1.857		
		TPS31xxK33	<b>-</b>	2.919	2.941	2.963	j	
V <sub>IT</sub> –(S)	Negative-going input threshold voltage (see Note 4)	SENSE, PFI	V <sub>DD</sub> ≥ 0.8 V, T <sub>A</sub> = 25°C	0.542	0.551	0.559	V	
	Hysteresis at V <sub>DD</sub> input		0.8 V ≤ V <sub>IT</sub> < 1.5 V		20			
$V_{hys}$			1.6 V ≤ V <sub>IT</sub> < 2.4 V	30			mV	
1190	, 55 ,		2.5 V ≤ V <sub>IT</sub> < 3.3 V		50			
T <sub>(K)</sub>	Temperature coefficient of	of V <sub>IT</sub> , PFI, SENSE			-0.012	-0.019	%/K	
V <sub>hys</sub>	Hysteresis at SENSE, Pf	-I input	V <sub>DD</sub> ≥ 0.8 V		15		mV	
		MR	$\overline{MR} = V_{DD}, V_{DD} = 3.3 \text{ V}$	-25		25		
lН	High-level input current	SENSE, PFI, WDI	SENSE, PFI, WDI = $V_{DD}$ , $V_{DD} = 3.3 \text{ V}$	-25		25	nA	
_		MR	MR = 0 V, V <sub>DD</sub> = 3.3 V	-47	-33	-25	μΑ	
۱ <sub>IL</sub>	Low-level input current	SENSE, PFI, WDI	SENSE, PFI, WDI = 0 V, V <sub>DD</sub> = 3.3 V	-25		25	nA	
ЮН	High-level output current at RESET (see Note 5)	Open drain	V <sub>DD</sub> = V <sub>IT</sub> + 0.2 V, V <sub>OH</sub> = 3.3 V			200	nA	
			V <sub>DD</sub> > V <sub>IT</sub> (average current), V <sub>DD</sub> < 1.8 V		1.2	3		
I <sub>DD</sub>	Supply current		V <sub>DD</sub> > V <sub>IT</sub> (average current), V <sub>DD</sub> > 1.8 V		2	4.5	μΑ	
			$V_{DD} < V_{IT}$ , $V_{DD} < 1.8 V$			22	•	
			V <sub>DD</sub> < V <sub>IT</sub> , V <sub>DD</sub> > 1.8 V			27		
	Internal pullup resistor at	MR		70	100	130	kΩ	
Ci	Input capacitance at MR,	SENSE, PFI, WDI	$V_I = 0 \text{ V to } V_{DD}$		1		pF	

NOTES: 3. The lowest voltage at which the RESET output becomes active  $t_{r(VDD)} \ge 15 \ \mu s/V$ .

5. Also refers to RSTVDD and RSTSENSE



<sup>4.</sup> To ensure the best stability of the threshold voltage, a bypass capacitor (ceramic, 0.1 μF) should be placed close to the supply terminals.

SLVS363 - AUGUST 2001

# timing requirements at R $_L$ = 1 M $\Omega,\,C_L$ = 50 pF, $T_A$ = $-40^{\circ}C$ to 85 $^{\circ}C$

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>t</sub> (out)	Time-out period	at WDI	$V_{DD} \ge 0.85 \text{ V}$	0.55	1.1	1.65	S
		at V <sub>DD</sub>	$V_{IH} = 1.1 \times V_{IT}, V_{IL} = 0.9 \times V_{IT-}, V_{IT-} = 0.86 \text{ V}$	20			
		at MR	$V_{DD} \ge V_{IT} + 0.2 \text{ V}, \ V_{IL} = 0.3 \times V_{DD}, \ V_{IH} = 0.7 \times V_{DD}$	0.1			
$t_{W}$	Pulse width	at SENSE	$V_{DD} \ge V_{IT}$ , $V_{IH} = 1.1 \times V_{IT-(S)}$ , $V_{IL} = 0.9 \times V_{IT-(S)}$	20			μs
		at PFI	$V_{DD} \ge 0.85 \text{ V}, \qquad V_{IH} = 1.1 \times V_{IT-(S)}, V_{IL} = 0.9 \times V_{IT-(S)}$	20			
		at WDI	$V_{DD} \ge V_{IT}$ , $V_{IL} = 0.3 \times V_{DD}$ , $V_{IH} = 0.7 \times V_{DD}$	0.3			


# switching characteristics at R $_L$ = 1 M $\Omega,$ C $_L$ = 50 pF, T $_A$ = $-40^{\circ}C$ to 85 $^{\circ}C$


	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>d</sub>	Delay time		$\frac{V_{DD}}{MR} \ge 1.1 \times V_{IT},$ $\frac{V_{DD}}{MR} = 0.7 \times V_{DD},$ See timing diagram	65	130	195	ms
tPHL	Propagation delay time, high-to-low level output	V <sub>DD</sub> to RESET or RSTVDD delay	$V_{IH} = 1.1 \times V_{IT},$ $V_{IL} = 0.9 \times V_{IT}$			40	
<sup>t</sup> PLH	Propagation delay time, low-to-high level output	V <sub>DD</sub> to RESET or RSTVDD delay	$V_{IH} = 1.1 \times V_{IT},$ $V_{IL} = 0.9 \times V_{IT}$			40	μS
<sup>t</sup> PHL	Propagation delay time, high-to-low level output	SENSE to RESET or RSTSENSE delay	$\begin{split} &V_{DD} \geq 0.8 \text{ V,} \\ &V_{IH} = 1.1 \times V_{IT,} \\ &V_{IL} = 0.9 \times V_{IT} \end{split}$			40	μs
<sup>t</sup> PLH	Propagation delay time, high-to-low level output	SENSE to RESET or RSTSENSE delay	$\begin{split} &V_{DD} \geq 0.8 \text{ V,} \\ &V_{IH} = 1.1 \times V_{IT,} \\ &V_{IL} = 0.9 \times V_{IT} \end{split}$			40	μs
<sup>t</sup> PHL	Propagation delay time, high-to-low level output	PFI to PFO delay	$\begin{split} &V_{DD} \geq 0.8 \text{ V,} \\ &V_{IH} = 1.1 \times V_{IT,} \\ &V_{IL} = 0.9 \times V_{IT} \end{split}$			40	μs
tPLH	Propagation delay time, low-to-high level output	PFI to PFO delay	$\begin{split} &V_{DD} \geq 0.8 \text{ V,} \\ &V_{IH} = 1.1 \times V_{IT,} \\ &V_{IL} = 0.9 \times V_{IT} \end{split}$			300	μs
<sup>t</sup> PHL	Propagation delay time, low-to-high level output	MR to RESET. RSTVDD, RSTSENSE delay	$V_{DD} \ge 1.1 \times V_{IT},$ $V_{IL} = 0.3 \times V_{DD},$ $V_{IH} = 0.7 \times V_{DD}$		4	5	μs
<sup>t</sup> PLH	Propagation delay time, low-to-high level output	MR to RESET. RSTVDD, RSTSENSE delay			1		

# **TYPICAL CHARACTERISTICS**

# **Table of Graphs**


			FIGURE
	Supply current	vs Supply voltage at T <sub>A</sub> = -40°C, 0°C, 25°C, 85°C	4
VOL	Low-level output voltage	vs Low-level output current at $T_A = -40^{\circ}C$ , $0^{\circ}C$ , $25^{\circ}C$ , $85^{\circ}C$ at $0.9$ V, $3.3$ V	5, 6
Vон	High-level output voltage	vs High-level output current at T <sub>A</sub> = -40°C, 0°C, 25°C, 85°C at 0.9 V, 3.3 V	7, 8
t <sub>W</sub>	Minimum pulse duration at V <sub>DD</sub>	vs Threshold overdrive voltage	9
$V_{IT}$	Normalized threshold voltage	vs Free-air temperature	10








TPS3110E09

### TYPICAL CHARACTERISTICS










MINIMUM PULSE DURATION AT  $V_{DD}$ 

### **TYPICAL CHARACTERISTICS**

# NORMALIZED THRESHOLD VOLTAGE



# **APPLICATION INFORMATION**





Figure 11. TPS3110 in a DSP-System Monitoring Both Supply Voltages

### **APPLICATION INFORMATION**



$$V_{(neg\_th)} = 0.551 \ V - \frac{R2}{R1} \ \left(V_{DD} - 0.551 \ V\right)$$

Figure 12. TPS3103 Monitoring a Negative Voltage

<sup>†</sup> Resistor may be integrated in  $\mu$ C

### **APPLICATION INFORMATION**

The TPS310x family has a quiescent current in the 1- $\mu$ A to 2- $\mu$ A range. When  $\overline{\text{RESET}}$ , triggered by the voltage monitored at VDD, is active, the quiescent current increases to about 20  $\mu$ A (see electrical characteristics).

In some applications it is necessary to minimize the quiescent current even during the reset period. This is especially true when the voltage of a battery is supervised and the RESET is used to shut down the system or for an early warning. In this case the reset condition will last for a longer period of time. Especially when the battery is discharged, the current drawn from the battery should almost be zero.

For this kind of applications the TPS3103 or TPS3106 are a good fit. To minimize current consumption it must be assured to select a version where the threshold voltage is lower than the voltage monitored at VDD. The TPS3106 has two reset outputs. One output (RSTVDD) is triggered from the voltage monitored at VDD. The other output (RSTSENSE) is triggered from the voltage monitored at SENSE. In the application shown in Figure 13, the TPS3106E09 is used to monitor the input voltage of two NiCd or NiMH cells. The threshold voltage ( $V_{(th)} = 0.86 \text{ V}$ ) was chosen as low as possible to ensure that the supply voltage is always higher than the threshold voltage at VDD. The voltage of the battery is monitored using the SENSE input. The voltage divider was calculated to assert a reset using the RSTSENSE output at 2 x 0.8 V = 1.6 V.

$$R1 = R2 \times \left( \frac{Vtrip}{Vit(s)} - 1 \right)$$

Where:

Vtrip is the voltage of the battery at which a reset is asserted Vit(s) is the threshold voltage at SENSE = 0.551 V.

R1 was chosen for a resistor current in the 1-μA range.

With Vtrip = 1.6 V:

$$R1 \approx 1.9 \times R2$$
  
 $R1 = 820 \text{ k}, R2 = 430 \text{ k}$ 





Figure 13. Battery Monitoring With 3-μA Supply Current for Device and Resistor Divider

### **MECHANICAL DATA**

### DBV (R-PDSO-G6)

### **PLASTIC SMALL-OUTLINE**



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. Leads 1, 2, 3 are wider than leads 4, 5, 6 for package orientation.

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, license, warranty or endorsement thereof.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations and notices. Representation or reproduction of this information with alteration voids all warranties provided for an associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Resale of TI's products or services with <u>statements different from or beyond the parameters</u> stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Also see: Standard Terms and Conditions of Sale for Semiconductor Products, www.ti.com/sc/docs/stdterms.htm

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265