DW PACKAGE

- Low r_{DS(on)} . . . 0.4 Ω Typ
- Voltage Output . . . 60 V
- Input Protection Circuitry . . . 18 V
- Pulsed Current . . . 3 A Per Channel
- Extended ESD Capability . . . 4000 V
- Direct Logic-Level Interface

description


The TPIC5421L is a monolithic gate-protected logic-level power DMOS array that consists of four electrically isolated N-channel enhancement-mode DMOS transistors, two of which are configured with common source. Each transistor features integrated high-current zener diodes (Z_{CXa} and Z_{CXb}) to prevent gate damage in the event that an overstress condition occurs. These zener diodes also provide up to 4000 V of ESD protection when tested using the human-body model of a 100-pF capacitor in series with a 1.5-k Ω resistor

The TPIC5421L is offered in a 20-pin wide-body surface-mount (DW) package and a 16-pin thermally-enhanced dual-in-line (NE) package and is characterized for operation over the case temperature of -40°C to 125°C.

(TOP VIEW) 20 SOURCE2/GND **GND** SOURCE4/GND □ 19 GATE2 18 NC GATE4 ∏ NC [17 NC DRAIN4 16 DRAIN2 SOURCE3 15 SOURCE1 DRAIN3 [14 DRAIN1 13 GATE1 GATE3 ∏ 8 NC 9 12 NC NC [11 ∏ NC **NE PACKAGE** (TOP VIEW) 16 SOURCE1 DRAIN2 15 DRAIN1 SOURCE2/GND [GATE2 ∏ 3 14 GATE1 13 GND GND ∏ GND [12 | GND GATE4 ∏ 6 11 | GATE3 10 DRAIN3 SOURCE4/GND [9 SOURCE3 DRAIN4

NC - No internal connection

schematic



NOTE A: For correct operation, no terminal may be taken below GND. Pin numbers shown are for the DW package.

TPIC5421L H-BRIDGE GATE-PROTECTED LOGIC-LEVEL POWER DMOS ARRAY

SLIS027A - OCTOBER 1994 - REVISED OCTOBER 1995

absolute maximum ratings over operating case temperature range (unless otherwise noted)†

Drain-to-source voltage, V _{DS}	60 V
Source-to-GND voltage (Q1, Q3)	100 V
Drain-to-GND voltage (Q1, Q3)	100 V
Drain-to-GND voltage (Q2, Q4)	60 V
Gate-to-source voltage range, V _{GS}	–9 V to 18 V
Continuous drain current, each output, T _C = 25°C: NE package	1.5 A
DW package	1 A
Continuous source-to-drain diode current, T _C = 25°C	1 A
Pulsed drain current, each output, I _{max} , T _C = 25°C (see Note 1 and Figure 15)	3 A
Continuous gate-to-source zener-diode current, T _C = 25°C	±50 mA
Pulsed gate-to-source zener-diode current, T _C = 25°C	±500 mA
Single-pulse avalanche energy, E _{AS} , T _C = 25°C (see Figures 4 and 16)	180 mJ
Continuous total power dissipation	See Dissipation Rating Table
Operating virtual junction temperature range, T _J	40°C to 150°C
Operating case temperature range, T _C	40°C to 125°C
Storage temperature range, T _{stq}	
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: Pulse duration = 10 ms, duty cycle = 2%

DISSIPATION RATING TABLE

PACKAGE	T _C ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T _C = 25°C	T _C = 125°C POWER RATING			
DW	1125 mW	9.0 mW/°C	225 mW			
NE	2075 mW	16.6 mW/°C	415 mW			



electrical characteristics, $T_C = 25^{\circ}C$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
V(BR)DSX	Drain-to-source breakdown voltage	I _D = 250 μA,	V _{GS} = 0	60			V
VGS(th)	Gate-to-source threshold voltage	I _D = 1 mA, See Figure 5	$V_{DS} = V_{GS}$	1.5	1.85	2.2	V
V _(BR) GS	Gate-to-source breakdown voltage	I _{GS} = 250 μA		18			V
V _(BR) SG	Source-to-gate breakdown voltage	I _{SG} = 250 μA		9			V
V _(BR)	Reverse drain-to-GND breakdown voltage (across D1, D2)	Drain-to-GND curren	t = 250 μA	100			V
V _{DS(on)}	Drain-to-source on-state voltage	I _D = 1 A, See Notes 2 and 3	V _{GS} = 5 V,		0.4	0.475	V
V _F (SD)	Forward on-state voltage, source-to-drain	I _S = 1 A, V _{GS} = 0 (Z1, Z2, Z3, Z4), See Notes 2 and 3 and Figure 12			0.9	1.1	V
VF	Forward on-state voltage, GND-to-drain	I _D = 1 A (D1, D2), See Notes 2 and 3			4.6		V
Inno	Zero-gate-voltage drain current	V _{DS} = 48 V,	T _C = 25°C		0.05	1	μΑ
IDSS	Zero-gate-voltage drain current	V _{GS} = 0	T _C = 125°C		0.5	10	μΑ
IGSSF	Forward-gate current, drain short circuited to source	V _{GS} = 15 V,	$V_{DS} = 0$		20	200	nA
IGSSR	Reverse-gate current, drain short circuited to source	$V_{SG} = 5 V$	$V_{DS} = 0$		10	100	nA
lu	Leakage current, drain-to-GND	VDGND = 48 V	T _C = 25°C		0.05	1	μА
likg	Leakage current, drain-to-GND	VDGND = 46 V	T _C = 125°C		0.5	10	μΑ
[DC(***)	Static drain-to-source on-state resistance	V _{GS} = 5 V, I _D = 1 A,	T _C = 25°C		0.4	0.475	Ω
rDS(on)	otatic drain to source on state resistance	See Notes 2 and 3 and Figures 6 and 7	T _C = 125°C		0.65	0.68	32
9fs	Forward transconductance	V _{DS} = 15 V, See Notes 2 and 3 a	I _D = 0.5 A, nd Figure 9	1.25	1.4		S
C _{iss}	Short-circuit input capacitance, common source				220	275	
Coss	Short-circuit output capacitance, common source	V _{DS} = 25 V,	$V_{GS} = 0$,		120	150	pF
C _{rss}	Short-circuit reverse-transfer capacitance, common source	f = 1 MHz,	1 MHz, See Figure 11		100	125	Ρ'

NOTES: 2. Technique should limit $T_J - T_C$ to $10^{\circ}C$ maximum.

source-to-drain and GND-to-drain diode characteristics, $T_C = 25^{\circ}C$

	PARAMETER TEST CONDITIONS			MIN	TYP	MAX	UNIT	
	t _{rr} Reverse-recovery time	Is = 0.5 A,	V _{DS} = 48 V, di/dt = 100 A/μs,	Z1 and Z3		55		
t _{rr}				Z2 and Z4		150		ns
				D1 and D2		200		
Q _{RR} Total diode charge		V _{GS} = 0, See Figures 1 and 14		Z1 and Z3		0.06		
	Total diode charge		ŭ	Z2 and Z4		0.3		μС
				D1 and D2		0.7		



^{3.} These parameters are measured with voltage-sensing contacts separate from the current-carrying contacts.

TPIC5421L H-BRIDGE GATE-PROTECTED LOGIC-LEVEL POWER DMOS ARRAY

SLIS027A - OCTOBER 1994 - REVISED OCTOBER 1995

resistive-load switching characteristics, $T_C = 25^{\circ}C$

PARAMETER TEST CONDITIONS					MIN	TYP	MAX	UNIT														
td(on)	Turn-on delay time					25	50															
td(off)	Turn-off delay time	V _{DD} = 25 V,	$V_{DD} = 25 \text{ V},$	$V_{DD} = 25 \text{ V},$	$R_L = 25 \Omega$,	$t_{r1} = 10 \text{ ns},$		20	40	no												
t _{r2}	Rise time	$t_{f1} = 10 \text{ ns},$	See Figure 2			21	42	ns														
t _{f2}	Fall time	1				9	18															
Qg	Total gate charge			., -,,		3.9	5															
Q _{gs(th)}	Threshold gate-to-source charge	V _{DS} = 48 V, See Figure 3												VDS = 48 V, See Figure 3				$V_{GS} = 5 V$,		0.55	0.8	nC
Q _{gd}	Gate-to-drain charge]	3			2.5	3.6															
L _D	Internal drain inductance					5		-11														
LS	Internal source inductance					5		nH														
Rg	Internal gate resistance					0.25		Ω														

thermal resistance

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT		
D lunction to embient thermal rea	lunction to ambient thormal registance	DW package	See Notes 4 and 6					
RθJA	$R_{ heta JA}$ Junction-to-ambient thermal resistance	NE package	See Notes 4 and 6		60			
$R_{\theta JB}$	Junction-to-board thermal resistance	DW package	See Notes 4 and 6		53		°C/W	
Do 15	R ₀ JP Junction-to-pin thermal resistance	DW package	See Notes 5 and 6		30			
KθJP Jui		NE package	See Notes 5 and 6		25			

NOTES: 4. Package mounted on an FR4 printed-circuit board with no heatsink.

5. Package mounted in intimate contact with infinite heatsink.

6. All outputs with equal power

PARAMETER MEASUREMENT INFORMATION





Figure 1. Reverse-Recovery-Current Waveforms of Source-to-Drain Diode



NOTE A: C_L includes probe and jig capacitance.

Figure 2. Resistive-Switching Test Circuit and Voltage Waveforms



 $^{^\}dagger$ IRM(REC) = maximum recovery current ‡ The above waveform is representative of Z2, Z4, D1, and D2 in shape only.

PARAMETER MEASUREMENT INFORMATION





Figure 3. Gate-Charge Test Circuit and Waveform



- NOTES: A. The pulse generator has the following characteristics: $t_f \le 10$ ns, $t_f \le 10$ ns, $Z_O = 50 \Omega$.
 - B. Input pulse duration (t_W) is increased until peak current $I_{AS} = 3$ A.

Energy test level is defined as E_AS =
$$\frac{I_{AS} \times V_{(BR)DSX} \times t_{av}}{2}$$
 = 180 mJ, where t_{av} = avalanche time

Figure 4. Single-Pulse Avalanche-Energy Test Circuit and Waveforms



TYPICAL CHARACTERISTICS

GATE-TO-SOURCE THRESHOLD VOLTAGE




Figure 5

STATIC DRAIN-TO-SOURCE ON-STATE RESISTANCE




Figure 6

DRAIN CURRENT

STATIC DRAIN-TO-SOURCE ON-STATE RESISTANCE




Figure 7




Figure 8

TYPICAL CHARACTERISTICS





Figure 9






Figure 10




Figure 12



TYPICAL CHARACTERISTICS

DRAIN-TO-SOURCE VOLTAGE AND GATE-TO-SOURCE VOLTAGE




Figure 13

REVERSE-RECOVERY TIME


REVERSE di/dt 200 $V_{DS} = 48 V$ $V_{GS} = 0$ 175 I_S = 0.5 A T_J = 25°C t_{rr} - Reverse-Recovery Time - ns 150 See Figure 1 125 100 Z2 and Z4 75 50 Z1 and Z3 25 0 100 200 400 500 700 300 600 Reverse di/dt – A/ μ s

Figure 14



THERMAL INFORMATION

MAXIMUM DRAIN CURRENT vs DRAIN-TO-SOURCE VOLTAGE



†Less than 2% duty cycle

Figure 15

MAXIMUM PEAK AVALANCHE CURRENT vs





Figure 16



THERMAL INFORMATION

NE PACKAGE† NORMALIZED JUNCTION-TO-AMBIENT THERMAL RESISTANCE **PULSE DURATION**



† Device mounted on FR4 printed-circuit board with no heatsink.


NOTES A: $Z_{\theta JA}(t) = r(t) R_{\theta JA}$ t_W = pulse duration t_{C} = cycle time $d = duty cycle = t_W/t_C$

Figure 17



THERMAL INFORMATION

DW PACKAGE† JUNCTION-TO-BOARD THERMAL RESISTANCE ٧S **PULSE DURATION**



[†] Device mounted on a 24 in², 4-layer FR4 printed-circuit board with no heatsink.

NOTES A: $Z_{\theta JB}(t) = r(t) R_{\theta JB}$ t_W = pulse duration t_C = cycle time d = duty cycle = t_W/t_C

Figure 18



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated