# 2.7-V TO 5.5-V 12-BIT 3- $\mu$ S QUADRUPLE DIGITAL-TO-ANALOG CONVERTERS

SLAS188A - SEPTEMBER 1998 - REVISED JULY 2002

- Four 12-Bit D/A Converters
- Programmable Settling Time of Either 3 µs or 9 μs Typ
- TMS320, (Q)SPI™, and Microwire™ Compatible Serial Interface
- **Internal Power-On Reset**
- **Low Power Consumption:** 8 mW, Slow Mode - 5-V Supply 3.6 mW, Slow Mode - 3-V Supply
- **Reference Input Buffer**
- **Voltage Output Range . . . 2× the Reference Input Voltage**
- **Monotonic Over Temperature**

#### description


The TLV5614 is a quadruple 12-bit voltage output digital-to-analog converter (DAC) with a flexible 4-wire serial interface. The 4-wire serial interface allows glueless interface to TMS320, SPI, QSPI, and Microwire serial ports. The TLV5614 is programmed with a 16-bit serial word comprised of a DAC address, individual DAC control bits, and a 12-bit DAC value. The device has provision for two supplies: one digital supply for the serial interface (via pins DV<sub>DD</sub> and DGND), and one for

- **Dual 2.7-V to 5.5-V Supply (Separate Digital** and Analog Supplies)
- Hardware Power Down (10 nA)
- Software Power Down (10 nA)
- Simultaneous Update

#### applications

- **Battery Powered Test Instruments**
- **Digital Offset and Gain Adjustment**
- **Industrial Process Controls**
- **Machine and Motion Control Devices**
- Communications
- **Arbitrary Waveform Generation**

**D OR PW PACKAGE** (TOP VIEW)



the DACs, reference buffers, and output buffers (via pins AV<sub>DD</sub> and AGND). Each supply is independent of the other, and can be any value between 2.7 V and 5.5 V. The dual supplies allow a typical application where the DAC will be controlled via a microprocessor operating on a 3 V supply (also used on pins DV<sub>DD</sub> and DGND), with the DACs operating on a 5 V supply. Of course, the digital and analog supplies can be tied together.

The resistor string output voltage is buffered by a x2 gain rail-to-rail output buffer. The buffer features a Class AB output stage to improve stability and reduce settling time. A rail-to-rail output stage and a power-down mode makes it ideal for single voltage, battery based applications. The settling time of the DAC is programmable to allow the designer to optimize speed versus power dissipation. The settling time is chosen by the control bits within the 16-bit serial input string. A high-impedance buffer is integrated on the REFINAB and REFINCD terminals to reduce the need for a low source impedance drive to the terminal. REFINAB and REFINCD allow DACs A and B to have a different reference voltage then DACs C and D.

The TLV5614 is implemented with a CMOS process and is available in a 16-terminal SOIC package. The TLV5614C is characterized for operation from 0°C to 70°C. The TLV5614I is characterized for operation from −40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


SPI and QSPI are trademarks of Motorola, Inc. Microwire is a trademark of National Semiconductor Corporation.



#### **AVAILABLE OPTIONS**

	PACK	AGE
TA	SOIC (D)	TSSOP (PW)
0°C to 70°C	TLV5614CD	TLV5614CPW
-40°C to 85°C	TLV5614ID	TLV5614IPW

# functional block diagram





# 2.7-V TO 5.5-V 12-BIT 3-μS QUADRUPLE DIGITAL-TO-ANALOG CONVERTERS WITH POWER DOWN

SLAS188A - SEPTEMBER 1998 - REVISED JULY 2002

### **Terminal Functions**

TERMINAL		1/0	DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
AGND	9		Analog ground
$AV_{DD}$	16		Analog supply
CS	6	_	Chip select. This terminal is active low.
DGND	8		Digital ground
DIN	4	Ι	Serial data input
$DV_{DD}$	1		Digital supply
FS	7	Ι	Frame sync input. The falling edge of the frame sync pulse indicates the start of a serial data frame shifted out to the TLV5614.
PD	2	I	Power down pin. Powers down all DACs (overriding their individual power down settings), and all output stages. This terminal is active low.
LDAC	3	I	Load DAC. When the LDAC signal is high, no DAC output updates occur when the input digital data is read into the serial interface. The DAC outputs are only updated when LDAC is low.
REFINAB	15	I	Voltage reference input for DACs A and B.
REFINCD	10	I	Voltage reference input for DACs C and D.
SCLK	5	Ι	Serial Clock input
OUTA	14	0	DACA output
OUTB	13	0	DACB output
OUTC	12	0	DACC output
OUTD	11	0	DACD output

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, (DV <sub>DD</sub> , AV <sub>DD</sub> to GND)	7 V
Supply voltage difference, (AV <sub>DD</sub> to DV <sub>DD</sub> )	2.8 V to 2.8 V
Digital input voltage range	0.3 V to DV <sub>DD</sub> + 0.3 V
Reference input voltage range	0.3 V to AV <sub>DD</sub> + 0.3 V
Operating free-air temperature range, T <sub>A</sub> : TLV5614C	0°C to 70°C
TLV5614I	–40°C to 85°C
Storage temperature range, T <sub>stq</sub>	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



# TLV5614 2.7-V TO 5.5-V 12-BIT 3-μS QUADRUPLE DIGITAL-TO-ANALOG CONVERTERS WITH POWER DOWN

SLAS188A - SEPTEMBER 1998 - REVISED JULY 2002

### recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage AV DV	5-V supply	4.5	5	5.5	V
Supply voltage, AV <sub>DD</sub> , DV <sub>DD</sub>	3-V supply	2.7	3	3.3	V
High-level digital input voltage, VIH	$DV_{DD} = 2.7 V$	2			V
nigir-level digital iriput voltage, VIH	DV <sub>DD</sub> = 5.5 V	2.4			V
Low level digital input valtage. Vu	$DV_{DD} = 2.7 V$			0.6	٧
Low-level digital input voltage, V <sub>IL</sub>	DV <sub>DD</sub> = 5.5 V			1	V
Peterange voltage V ste PEEINAR REFINICE terminal	5-V supply, See Note 1	0	2.048	V <sub>DD</sub> -1.5	V
Reference voltage, V <sub>ref</sub> to REFINAB, REFINCD terminal	3-V supply, See Note 1	0	1.024	V <sub>DD</sub> -1.5	V
Load resistance, R <sub>L</sub>		2	10		kΩ
Load capacitance, C <sub>L</sub>				100	pF
Serial clock rate, SCLK				20	MHz
Operating free circumparature	TLV5614C	0		70	°C
Operating free-air temperature	TLV5614I	-40		85	·U

NOTE 1: Voltages greater than AVDD/2 will cause output saturation for large DAC codes.

# electrical characteristics over recommended operating free-air temperature range, supply voltages, and reference voltages (unless otherwise noted)

#### static DAC specifications

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Resolution			12			bits
	Integral nonlinearity (INL), end p	oint adjusted	See Note 2		±1.5	±4	LSB
	Differential nonlinearity (DNL)		See Note 3		±0.5	±1	LSB
EZS	Zero scale error (offset error at zero scale)		See Note 4			±12	mV
	Zero scale error temperature coe	efficient	See Note 5		10		ppm/°C
EG	Gain error		See Note 6			±0.6	% of FS voltage
	Gain error temperature coefficier	nt	See Note 7		10		ppm/°C
PSRR	Dower aupply rejection ratio	Zero scale	See Notes 8 and 9		-80		dB
FORK	Power supply rejection ratio	Full scale	See indies o and 9		-80		dB

- NOTES: 2. The relative accuracy or integral nonlinearity (INL) sometimes referred to as linearity error, is the maximum deviation of the output from the line between zero and full scale excluding the effects of zero code and full-scale errors.
  - 3. The differential nonlinearity (DNL) sometimes referred to as differential error, is the difference between the measured and ideal 1 LSB amplitude change of any two adjacent codes. Monotonic means the output voltage changes in the same direction (or remains constant) as a change in the digital input code.
  - 4. Zero-scale error is the deviation from zero voltage output when the digital input code is zero.

  - 5. Zero-scale-error temperature coefficient is given by:  $E_{ZS}$  TC =  $[E_{ZS}$  ( $T_{max}$ )  $E_{ZS}$  ( $T_{min}$ )]/ $V_{ref}$  × 10<sup>6</sup>/( $T_{max}$   $T_{min}$ ).

    6. Gain error is the deviation from the ideal output (2  $V_{ref}$  1 LSB) with an output load of 10 k $\Omega$  excluding the effects of the zero-error.
  - 7. Gain temperature coefficient is given by:  $E_G TC = [E_G(T_{max}) E_G(T_{min})]/V_{ref} \times 10^6/(T_{max} T_{min})$ .
  - 8. Zero-scale-error rejection ratio (EZS-RR) is measured by varying the AVDD from  $5 \pm 0.5$  V and  $3 \pm 0.3$  V dc, and measuring the proportion of this signal imposed on the zero-code output voltage.
  - Full-scale rejection ratio (EG-RR) is measured by varying the AVDD from  $5\pm0.5$  V and  $3\pm0.3$  V dc and measuring the proportion of this signal imposed on the full-scale output voltage after subtracting the zero scale change.



### TLV5614 2.7-V TO 5.5-V 12-BIT 3-μS QUADRUPLE DIGITAL-TO-ANALOG CONVERTERS WITH POWER DOWN

SLAS188A - SEPTEMBER 1998 - REVISED JULY 2002

electrical characteristics over recommended operating free-air temperature range, supply voltages, and reference voltages (unless otherwise noted) (continued)

#### individual DAC output specifications

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
٧o	Voltage output range	$R_L = 10 \text{ k}\Omega$	0		AV <sub>DD</sub> -0.4	V
	Output load regulation accuracy	$R_L = 2 \text{ k}\Omega \text{ vs } 10 \text{ k}\Omega$		0.1	0.25	% of FS voltage

# reference inputs (REFINAB, REFINCD)

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
٧ <sub>I</sub>	Input voltage range	See Note 10		0		AV <sub>DD</sub> -1.5	V
R <sub>I</sub>	Input resistance				10		МΩ
Cl	Input capacitance						pF
	Reference feed through	REFIN = 1 V <sub>pp</sub> at 1 kHz + 1.024 V dc (see Note 11)			-75		dB
	Potoronco input bandwidth	PEEIN = 0.2 V + 1.024 V do large signal	Slow		0.5		MHz
Reference input bandwidth	Reference input bandwidth	REFIN = 0.2 V <sub>pp</sub> + 1.024 V dc large signal	Fast		1		IVII1Z

NOTES: 10. Reference input voltages greater than  $V_{DD}/2$  will cause output saturation for large DAC codes.

# digital inputs (DIN, CS, LDAC, PD)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ΊΗ	High-level digital input current	$V_I = V_{DD}$			±1	μΑ
IIL	Low-level digital input current	V <sub>I</sub> = 0 V			±1	μΑ
Cl	Input capacitance			3		pF

#### power supply

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
I <sub>DD</sub>		5-V supply, No load, Clock running,	Slow		1.6	2.4	<b></b> Λ
	Double outselv outselt	All inputs 0 V or V <sub>DD</sub>			3.8	5.6	mA
	Power supply current	3-V supply,	Slow		1.2	1.8	A
		No load, Clock running, All inputs 0 V or DV <sub>DD</sub>	Fast		3.2	4.8	mA
	Power down supply current (see Figure 12)				10		nA



<sup>11.</sup> Reference feedthrough is measured at the DAC output with an input code = 000 hex and a  $V_{ref}$  (REFINAB or REFINCD) input = 1.024 Vdc + 1  $V_{pp}$  at 1 kHz.

# TLV5614 2.7-V TO 5.5-V 12-BIT 3- $\mu$ S QUADRUPLE DIGITAL-TO-ANALOG CONVERTERS WITH POWER DOWN

SLAS188A - SEPTEMBER 1998 - REVISED JULY 2002

electrical characteristics over recommended operating free-air temperature range, supply voltages, and reference voltages (unless otherwise noted) (continued)

#### analog output dynamic performance

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
SR	Output slew rate	$C_L = 100 \text{ pF}, R_L = 10 \text{ k}\Omega,$ $V_O = 10\% \text{ to } 90\%,$	Fast		5		V/μs
SK	Output siew rate	$V_{ref} = 2.048 \text{ V}, 1024 \text{ V}$	Slow		1		V/μs
	Output pottling time	To $\pm 0.5$ LSB, $C_L = 100$ pF,	Fast		3	5.5	
t <sub>S</sub>	Output settling time	$R_L = 10 \text{ k}\Omega$ , See Notes 12 and 14	Slow		9	20	μs
	Output potition time, and to and	To $\pm 0.5$ LSB, $C_L = 100$ pF,	Fast		1		
ts(c)	Output settling time, code to code	$R_L = 10 \text{ k}\Omega$ , See Note 13	Slow		2		μs
	Glitch energy	Code transition from 7FF to 800			10		nV-sec
SNR	Signal-to-noise ratio	Sinewave generated by DAC,			74		
S/(N+D)	Signal to noise + distortion	Reference voltage = 1.024 at 3 V and 2. $f_S = 400 \text{ KSPS}$ ,		66			
THD	Total harmonic Distortion	$f_{OUT} = 1.1 \text{ kHz sinewave},$ $C_{I} = 100 \text{ pF},$ $R_{I} = 10 \text{ k}\Omega,$		-68		dB	
SFDR	Spurious free dynamic range	BW = 20 kHz			70		

NOTES: 12. Settling time is the time for the output signal to remain within ±0.5 LSB of the final measured value for a digital input code change ofFFF hex to 080 hex for 080 hex to FFF hex.



<sup>13.</sup> Settling time is the time for the output signal to remain within  $\pm 0.5$  LSB of the final measured value for a digital input code change of one count.

<sup>14.</sup> Limits are ensured by design and characterization, but are not production tested.

electrical characteristics over recommended operating free-air temperature range, supply voltages, and reference voltages (unless otherwise noted) (continued)

# digital input timing requirements

		MIN	NOM	MAX	UNIT
t <sub>su(CS-FS)</sub>	Setup time, CS low before FS↓	10			ns
tsu(FS–CK)	Setup time, FS low before first negative SCLK edge	8			ns
tsu(C16–FS)	Setup time, sixteenth negative SCLK edge after FS low on which bit D0 is sampled before rising edge of FS	10			ns
tsu(C16–CS)	Setup time. The first positive SCLK edge after D0 is sampled before $\overline{CS}$ rising edge. If FS is used instead of the SCLK positive edge to update the DAC, then the setup time is between the FS rising edge and $\overline{CS}$ rising edge.	10			ns
t <sub>wH</sub>	Pulse duration, SCLK high	25			ns
t <sub>wL</sub>	Pulse duration, SCLK low	25			ns
t <sub>su(D)</sub>	Setup time, data ready before SCLK falling edge	8			ns
<sup>t</sup> h(D)	Hold time, data held valid after SCLK falling edge	5			ns
twH(FS)	Pulse duration, FS high	20			ns

# PARAMETER MEASUREMENT INFORMATION




Figure 1. Timing Diagram

#### LOAD REGULATION 0.2 $V_{DD} = 3 V$ 0.18 $V_{ref} = 1 V,$ V<sub>O</sub> = Full Scale 0.16 0.14 V<sub>O</sub> – Output – V 3 V Slow Mode, Sink 0.12 0.10 3 V Fast Mode, Sink 0.08 0.06 0.04 0.02 8.0 0.01 0.02 0.05 0.1 0.2 0.5 0 Load Current - mA

Figure 2




Figure 3




Figure 4








Figure 5












# TOTAL HARMONIC DISTORTION AND NOISE **FREQUENCY** THD - Total Harmonic Distortion And Noise - dB $V_{ref} = 1 V dc + 1 V p/p Sinewave,$ Output Full Scale -10 -20 -30 -40 -50 **Fast Mode** -60 -70 -80 5 10 20 30 50 100 f - Frequency - kHz

Figure 10



# **SUPPLY CURRENT** vs TIME (WHEN ENTERING POWER-DOWN MODE) 4000 3500 3000 IDD - Supply Current - µA 2500 2000 1500 1000 500 0 200 400 800 0 600 1000



t – Time – ns Figure 12

#### **DIFFERENTIAL NONLINEARITY** DNL - Differential Nonlinearity - LSB 0.3 $V_{CC} = 5 \text{ V}, V_{ref} = 2 \text{ V}, SCLK = 1 \text{ MHz}$ 0.25 0.2 0.15 0.1 0.05 0 -0.05 -0.1 -0.15 -0.2 -0.25-0.3 0 256 768 1024 1280 1536 1792 2048 2304 2560 2816 3072 3328 3584 3840 4096 512 **Digital Code**

Figure 13




Figure 14



#### **APPLICATION INFORMATION**

#### general function

The TLV5614 is a 12-bit single supply DAC based on a resistor string architecture. The device consists of a serial interface, speed and power down control logic, a reference input buffer, a resistor string, and a rail-to-rail output buffer.

The output voltage (full scale determined by external reference) is given by:

2 REF 
$$\frac{\text{CODE}}{2^n}$$
 [V]

Where REF is the reference voltage and CODE is the digital input value within the range of  $0_{10}$  to  $2^n$ –1, where n=12 (bits). The 16-bit data word, consisting of control bits and the new DAC value, is illustrated in the *data* format section. A power-on reset initially resets the internal latches to a defined state (all bits zero).

#### serial interface

Explanation of data transfer: First, the device has to be enabled with  $\overline{CS}$  set to low. Then, a falling edge of FS starts shifting the data bit-per-bit (starting with the MSB) to the internal register on the falling edges of SCLK. After 16 bits have been transferred or FS rises, the content of the shift register is moved to the DAC latch which updates the voltage output to the new level.

The serial interface of the TLV5614 can be used in two basic modes:

- four wire (with chip select)
- three wire (without chip select)

Using chip select (four wire mode), it is possible to have more than one device connected to the serial port of the data source (DSP or microcontroller). The interface is compatible with the TMS320 family. Figure 15 shows an example with two TLV5614s connected directly to a TMS320 DSP.




Figure 15. TMS320 Interface



I/O

SO

SK

TLV5614

FS

DIN

CS

**SCLK** 

#### APPLICATION INFORMATION

#### serial interface (continued)

If there is no need to have more than one device on the serial bus, then  $\overline{CS}$  can be tied low. Figure 16 shows an example of how to connect the TLV5614 to a TMS320, SPI, or Microwire port using only three pins.




Figure 16. Three-Wire Interface

Notes on SPI and Microwire: Before the controller starts the data transfer, the software has to generate a falling edge on the I/O pin connected to FS. If the word width is 8 bits (SPI and Microwire), two write operations must be performed to program the TLV5614. After the write operation(s), the DAC output is updated automatically on the next positive clock edge following the sixteenth falling clock edge.

### serial clock frequency and update rate

The maximum serial clock frequency is given by:

$$f_{SCLKmax} = \frac{1}{t_{wH(min)} + t_{wL(min)}} = 20 \text{ MHz}$$

The maximum update rate is:

$$f_{UPDATEmax} = \frac{1}{16 \left(t_{wH(min)} + t_{wL(min)}\right)} = 1.25 \text{ MHz}$$

Note that the maximum update rate is a theoretical value for the serial interface since the settling time of the TLV5614 has to be considered also.

#### data format

The 16-bit data word for the TLV5614 consists of two parts:

Control bits (D15...D12) (D11 . . . D0) New DAC value

	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Г	A1	A0	PWR	SPD		New DAC value (12 bits)										

X: don't care

SPD: Speed control bit. 1 → fast mode  $0 \rightarrow \text{slow mode}$ PWR: Power control bit.  $0 \rightarrow \text{normal operation}$  $1 \rightarrow power down$ 



# 2.7-V TO 5.5-V 12-BIT 3-μS QUADRUPLE DIGITAL-TO-ANALOG CONVERTERS WITH POWER DOWN

SLAS188A - SEPTEMBER 1998 - REVISED JULY 2002

#### APPLICATION INFORMATION

In power down mode, all amplifiers within the TLV5614 are disabled. A particular DAC (A, B, C, D) of the TLV5614 is selected by A1 and A0 within the input word.

A1	A0	DAC
0	0	А
0	1	В
1	0	С
1	1	D

#### TLV5614 interfaced to TMS320C203 DSP

#### hardware interfacing

Figure 17 shows an example of how to connect the TLV5614 to a TMS320C203 DSP. The serial port is configured in burst mode, with FSX generated by the TMS320C203 to provide the frame sync (FS) input to the TLV5614. Data is transmitted on the DX line, with the serial clock input on the CLKX line. The general-purpose input/output port bits IO0 and IO1 are used to generate the chip select ( $\overline{CS}$ ) and DAC latch update ( $\overline{LDAC}$ ) inputs to the TLV5614. The active low power down ( $\overline{PD}$ ) is pulled high all the time to ensure the DACs are enabled.




Figure 17. TLV5614 Interfaced with TMS320C203

#### software

The application example outputs a differential in-phase (sine) signal between the VOUTA and VOUTB pins, and it's quadrature (cosine) signal as the differential signal between VOUTC and VOUTD.

The on-chip timer is used to generate interrupts at a fixed frequency. The related interrupt service routine pulses  $\overline{\text{LDAC}}$  low to update all 4 DACs simultaneously, then fetches and writes the next sample to all 4 DACs. The samples are stored in a look-up table, which describes two full periods of a sine wave.

The synchronous serial port of the DSP is used in burst mode. In this mode, the processor generates an FS pulse preceding the MSB of every data word. If multiple, contiguous words are transmitted, a violation of the tsu(C16–FS) timing requirement will occur. To avoid this, the program waits until the transmission of the previous word has been completed.



```
; Processor: TMS320C203 runnning at 40 MHz
; Description:
; This program generates a differential in-phase (sine) on (OUTA-OUTB) and it's
; quadrature (cosine) as a differential signal on (OUTC-OUTD).
; The DAC codes for the signal samples are stored as a table of 64 12-bit values,
; describing 2 periods of a sine function. A rolling pointer is used to address the
; table location in the first period of this waveform, from which the DAC A samples
; are read. The samples for the other 3 DACs are read at an offset to this rolling
; pointer:
                    Offset from rolling pointer
  DAC
        Function
   Α
         sine
         inverse sine 16
   В
   C
         cosine
                     8
   D
        inverse cosine24
; The on-chip timer is used to generate interrupts at a fixed rate. The interrupt
; service routine first pulses LDAC low to update all DACs simultaneously
; with the values which were written to them in the previous interrupt. Then all
; 4 DAC values are fetched and written out through the synchronous serial interface
; Finally, the rolling pointer is incremented to address the next sample, ready for
; the next interrupt.
; © 1998, Texas Instruments Inc.
    ______
;----- I/O and memory mapped regs ------
     .include "regs.asm"
;----jump vectors -----
            0h
     .ps
      b
            start
      b
            int1
     b
           int23
     b
           timer isr;
----- variables ------
temp .equ 0060h r_ptr .equ 0061h
;----constants-----
; DAC control bits to be OR'ed onto data
; all fast mode
DACa_control .equ
                 01000h
DACb_control .equ 05000h
DACc_control .equ
DACd_control .equ
                 09000h
                 0d000h
;----- tables -----
  .ds
        02000h
sinevals
  .word 00800h
   .word 0097Ch
   .word 00AE9h
   .word 00C3Ah
   .word 00D61h
   .word 00E53h
   .word 00F07h
   .word 00F76h
   .word 00F9Ch
   .word 00F76h
   .word 00F07h
   .word 00E53h
```



# TLV5614 2.7-V TO 5.5-V 12-BIT 3- $\mu\text{S}$ QUADRUPLE DIGITAL-TO-ANALOG CONVERTERS WITH POWER DOWN

SLAS188A - SEPTEMBER 1998 - REVISED JULY 2002

# **APPLICATION INFORMATION**

.word	00D61h
.word	00C3Ah
.word	00AE9h
.word	0097Ch
.word	00800h
.word	00684h
	0000411
.word	00517h
.word	003C6h
.word	0029Fh
.word	001ADh
.word	000F9h
.word	0008Ah
.word	00064h
.word	0008Ah
.word	000F9h
.word	001ADh
	0029Fh
.word	0029FII
.word	003C6h
.word	00517h
.word	00684h
.word	00800h
.word	0097Ch
.word	00AE9h
.word	00C3Ah
.word	00D61h
.word	00E53h
.word	00F07h
.word	00F76h
.word	00F9Ch
.word	00F76h
.word	00F07h
.word	00E53h
.word	00D61h
.word	00C3Ah
.word	00AE9h
.word	0097Ch
.word	00800h
.word	00684h
.word	00517h
.word	003C6h
.word	0029Fh
.word	001ADh
.word	000F9h
.word	0008Ah
.word	00064h
.word	0008Ah
.word	000F9h
.word	001ADh
.word	0029Fh
.word	003C6h
.word	00517h
-	

.word 00684h



```
; Main Program
     .ps 1000h
      .entry
start
; disable interrupts
      setc
            INTM
                 ; disable maskable interrupts
     splk
            #Offffh, IFR; clear all interrupts
      splk #0004h, IMR; timer interrupts unmasked
; set up the timer
; timer period set by values in PRD and TDDR
; period = (CLKOUT1 period) x (1+PRD) x (1+TDDR)
; examples for TMS320C203 with 40MHz main clock
; Timer rate TDDR PRD
 80 kHz
              9
9
                     24 (18h)
  50 kHz
                   39 (27h)
;-----
                                _____
prd_val.equ 0018h
tcr_val.equ 0029h
tcr_val.equ
      splk
            #0000h, temp; clear timer
            temp, TIM
      out
      splk
            #prd_val, temp; set PRD
      out
            temp, PRD
            #tcr_val, temp; set TDDR, and TRB=1 for auto-reload
      splk
      out
            temp, TCR
; Configure IOO/1 as outputs to be :
; IOO CS - and set high
; IO1 LDAC - and set high
      in
           temp, ASPCR; configure as output
      lacl temp
            #0003h
      or
      sacl
            temp
            temp, ASPCR
temp, IOSR; set them high
      out
      in
      lacl
            temp
            #0003h
      sacl
            temp
      out
           temp, IOSR
; set up serial port for
; SSPCR.TXM=1
; SSPCR.MCM=1
               Transmit mode - generate FSX
              Clock mode - internal clock source
; SSPCR.FSM=1 Burst mode
     splk #0000Eh, temp
            temp, SSPCR; reset transmitter
      splk
            #0002Eh, temp
      out
           temp,SSPCR
; reset the rolling pointer
     lacl #000h
     sacl r_ptr
; enable interrupts
     :----
; loop forever!
```

# 2.7-V TO 5.5-V 12-BIT 3-μS QUADRUPLE DIGITAL-TO-ANALOG CONVERTERS WITH POWER DOWN

SLAS188A - SEPTEMBER 1998 - REVISED JULY 2002

```
idle
                      ; wait for interrupt
next.
     b
            next
; all else fails stop here
done b done ; hang there
; Interrupt Service Routines
int1 ret
int23 ret
           ; do nothing and return
               ; do nothing and return
timer_isr:
         iosr_stat, IOSR; store IOSR value into variable space
   in
   lacl
         #0FFFDh
                      ; reset IO1 - LDAC low
   and
   sacl
         temp
         temp, IOSR
   out
                      ; set IO1 - LDAC high
         #0002h
   or
   sacl
        temp
   out
         temp, IOSR
   and
         #0FFFEh
                      ; reset IOO - CS low
   sacl
         temp
         temp, IOSR
   011t
         r_ptr
                      ; load rolling pointer to accumulator
   lacl
         #sinevals ; add pointer to table start
   add
   sacl
         DACa_ptr ; to get a pointer for next DAC a sample
         #08h
                      ; add 8 to get to DAC C pointer
   add
         DACc_ptr
   sacl
   add
         #08h
                      ; add 8 to get to DAC B pointer
   sacl
         DACb_ptr
   add
         #08h
                      ; add 8 to get to DAC D pointer
   sacl
         DACd_ptr
         *,ar0
                      ; set ar0 as current AR
   mar
   ; DAC A
   lar
         ar0, DACa_ptr; ar0 points to DAC a sample
                      ; get DAC a sample into accumulator
   lacl
         #DACa_control; OR in DAC A control bits
   or
   sacl
         temp, SDTR
                     ; send data
   out
; We must wait for transmission to complete before writing next word to the SDTR.;
TLV5614/04 interface does not allow the use of burst mode with the full packet; rate, as
we need a CLKX -ve edge to clock in last bit before FS goes high again,; to allow SPI
compatibility.
         #016h ; wait long enough for this configuration
   rpt
                      ; of MCLK/CLKOUT1 rate
   nop
   ; DAC B
         ar0, dacb_ptr; ar0 points to DAC a sample
   lar
                      ; get DAC a sample into accumulator
   lacl
         #DACb_control; OR in DAC B control bits
   or
   sacl
         temp
         temp, SDTR
                      ; send data
   out
                      ; wait long enough for this configuration
   rpt
         #016h
                      ; of MCLK/CLKOUT1 rate
   nop
; DAC C
   lar
         ar0, dacc_ptr; ar0 points to dac a sample
                      ; get DAC a sample into accumulator
   lacl
         #DACc_control; OR in DAC C control bits
   or
   sacl
             temp
   out
             temp, SDTR; send data
                    ; wait long enough for this configuration
   rpt
             #016h
                      ; of MCLK/CLKOUT1 rate
   nop
```



# TLV5614 2.7-V TO 5.5-V 12-BIT 3-μS QUADRUPLE DIGITAL-TO-ANALOG CONVERTERS WITH POWER DOWN

SLAS188A - SEPTEMBER 1998 - REVISED JULY 2002

```
; DAC D
   lar
             ar0, dacd_ptr; ar0 points to DAC a sample
                       ; get DAC a sample into accumulator
   lacl
         #dacd_control; OR in DAC D control bits
   or
   sacl
         temp
         temp, SDTR
                       ; send data
   out
                       ; load rolling pointer to accumulator
   lacl
         r ptr
   add
         #1h
                      ; increment rolling pointer
         #001Fh
                      ; count 0-31 then wrap back round
   and
                       ; store rolling pointer
   sacl
         r_ptr
                      ; wait long enough for this configuration
   rpt
          #016h
                       ; of MCLK/CLKOUT1 rate
   nop
; now take CS high again
                    ; load acc with iosr status
   lacl
         iosr_stat
         #0001h
                       ; set IOO - CS high
         temp
   sacl
          temp, IOSR
   out
   clrc
                      ; re-enable interrupts
         intm
   ret
                       ; return from interrupt
.end
```



# 2.7-V TO 5.5-V 12-BIT 3-μS QUADRUPLE DIGITAL-TO-ANALOG CONVERTERS WITH POWER DOWN

SLAS188A - SEPTEMBER 1998 - REVISED JULY 2002

### APPLICATION INFORMATION

# TLV5614 interfaced to MCS®51 microcontroller

#### hardware interfacing

Figure 18 shows an example of how to connect the TLV5614 to an MCS®51 Microcontroller. The serial DAC input data and external control signals are sent via I/O Port 3 of the controller. The serial data is sent on the RxD line, with the serial clock output on the TxD line. Port 3 bits 3, 4, and 5 are configured as outputs to provide the DAC latch update ( $\overline{LDAC}$ ), chip select ( $\overline{CS}$ ) and frame sync (FS) signals for the TLV5614. The active low power down pin (PD) of the TLV5614 is pulled high to ensure that the DACs are enabled.




Figure 18. TLV5614 Interfaced with MCS®51

#### software

The example is the same as for the TMS320C203 in this datasheet, but adapted for a MCS<sup>®</sup>51 controller. It generates a differential in-phase (sine) signal between the VOUTA and VOUTB pins, and it's quadrature (cosine) signal as the differential signal between VOUTC and VOUTD.

The on-chip timer is used to generate interrupts at a fixed frequency. The related interrupt service routine pulses LDAC low to update all 4 DACs simultaneously, then fetches and writes the next sample to all 4 DACs. The samples are stored as a look-up table, which describes one full period of a sine wave.

The serial port of the controller is used in Mode 0, which transmits 8 bits of data on RxD, accompanied by a synchronous clock on TxD. Two writes concatenated together are required to write a complete word to the TLV5614. The CS and FS signals are provided in the required fashion through control of IO port 3, which has bit addressable outputs.



```
; Processor: 80C51
; Description:
; This program generates a differential in-phase
(sine) on (OUTA-OUTB); and it's quadrature (cosine)
as a differential signal on (OUTC-OUTD).
; © 1998, Texas Instruments Inc.
          -----
NAME GENIQ
MAIN SEGMENT
                  CODE
ISR
      SEGMENT
                  CODE
SINTBL SEGMENT
                  CODE
VAR1 SEGMENT
STACK SEGMENT
                DATA
IDATA
:-----
; Code start at address 0, jump to start
  CSEG AT 0
   LJMP start
                    ; Execution starts at address 0 on power-up.
;------
; Code in the timerO interrupt vector
   CSEG AT OBH
                    ; Jump vector for timer 0 interrupt is 000Bh
   LJMP timer0isr
; Global variables need space allocated
          VAR1
   RSEG
         DS 1
temp_ptr:
rolling_ptr: DS
Interrupt service routine for timer 0 interrupts
   RSEG
timer0isr:
   PUSH
            PSW
   PUSH
            ACC
                     ; pulse LDAC low
   CLR
            TNT1
   SETB
                     ; to latch all 4 previous values at the same time
                     ; 1st thing done in timer isr => fixed period
   CLR
                     ; set CS low
   ; The signal to be output on each DAC is a sine function.
   ; One cycle of a sine wave is held in a table @ sinevals
   ; as 32 samples of msb, lsb pairs (64 bytes).
   ; We have ; one pointer which rolls round this table, rolling_ptr,
   ; incrementing by 2 bytes (1 sample) on each interrupt (at the end of
   ; this routine).
    The DAC samples are read at an offset to this rolling pointer:
   ; DAC Function Offset from rolling_ptr
     Α
         sine
         inverse sine 32
     B
     С
         cosine
         inverse cosine48
     D
   MOV
         DPTR, #sinevals; set DPTR to the start of the table
         ; of sine signal values R7,rolling_ptr; R7 holds the pointer
   MOV
                     ; into the sine table
   MOV
                     ; get DAC A msb
   MOVC A,@A+DPTR ; msb of DAC A is in the ACC
```



# 2.7-V TO 5.5-V 12-BIT 3-μS QUADRUPLE DIGITAL-TO-ANALOG CONVERTERS WITH POWER DOWN

SLAS188A - SEPTEMBER 1998 - REVISED JULY 2002

```
CLR
                       ; transmit it - set FS low
   MOV
          SBUF,A
                       ; send it out the serial port
   INC
                       ; increment the pointer in R7
                       ; to get the next byte from the table
   MOV
          A,R7
   MOVC
          A,@A+DPTR
                      ; which is the lsb of this sample, now in ACC
   A_MSB_TX:
   JNB
          TI, A_MSB_TX ; wait for transmit to complete
                ; clear for new transmit
   CLR
          TΙ
                      ; and send out the 1sb of DAC A
   MOV
          SBUF,A
   ; DAC C next
   ; DAC C codes should be taken from 16 bytes (8 samples) further on
   ; in the sine table - this gives a cosine function
                   ; pointer in R7
         A,#0FH
   ADD
                       ; add 15 - already done one INC
                      ; wrap back round to 0 if > 64
   ANL
             A,#03FH
   VOM
         R7,A
                       ; pointer back in R7
         A,@A+DPTR
   MOVC
                       ; get DAC C msb from the table
   ORT
         A,#01H
                       ; set control bits to DAC C address
A_LSB_TX:
   JNB
          TI,A_LSB_TX ; wait for DAC A lsb transmit to complete
   SETB
                       ; toggle FS
   CLR T1
   CLR
          ΤТ
                       ; clear for new transmit
   MOV
          SBUF,A
                       ; and send out the msb of DAC C
   INC
                       ; increment the pointer in R7
   MOV
          A,R7
                      ; to get the next byte from the table
         A,@A+DPTR
                      ; which is the lsb of this sample, now in ACC
   MOVC
C_MSB_TX:
          TI, C_MSB_TX ; wait for transmit to complete
   CLR
                       ; clear for new transmit
          TΙ
   MOV
          SBUF,A
                       ; and send out the 1sb of DAC C
   ; DAC B next
   ; DAC B codes should be taken from 16 bytes (8 samples) further on
   ; in the sine table - this gives an inverted sine function
   VOM
          A,R7
                      ; pointer in R7
            A,#0FH
                      ; add 15 - already done one INC
; wrap back round to 0 if > 64
   ADD
          A,#03FH
   ANT
   MOV
         R7,A
                      ; pointer back in R7
   MOVC
         A,@A+DPTR
                      ; get DAC B msb from the table
            A,#02H ; set control bits to DAC B address
   ORL
C_LSB_TX:
   JNB
          TI,C_LSB_TX ; wait for DAC C lsb transmit to complete
   SETB
         T1
                       ; toggle FS
   CLR
          т1
   CLR
          TТ
                       ; clear for new transmit
   MOV
          SBUF,A
                       ; and send out the msb of DAC B
   ; get DAC B LSB
         R7
   INC
                       ; increment the pointer in R7
   MOV
          A,R7
                       ; to get the next byte from the table
   MOVC
         A,@A+DPTR
                       ; which is the lsb of this sample, now in ACC
B_MSB_TX:
   JNB
          TI,B_MSB_TX ; wait for transmit to complete
                       ; clear for new transmit
   CLR
   MOV
             SBUF,A
                     ; and send out the 1sb of DAC B
   ; DAC D codes should be taken from 16 bytes (8 samples) further on
   ; in the sine table - this gives an inverted cosine function
```



```
VOM
          A,R7
                        ; pointer in R7
        A,#0FH
                        ; add 15 - already done one INC
             A,#03FH
   ANL
                        ; wrap back round to 0 if > 64
   MOV
          R7,A
                        ; pointer back in R7
        A,@A+DPTR ; get DAC D msb from the table
   MOVC
          A,#03H
                       ; set control bits to DAC D address
   ORL
B LSB TX:
          TI,B_LSB_TX ; wait for DAC B lsb transmit to complete
   SETB
          T1
                        ; toggle FS
   CLR
          T1
          TI ; clear for new transmit
MOV
    SBUF,A
                       ; and send out the msb of DAC D
   TNC
                       ; increment the pointer in R7
          A,R7 ; to get the next byte from the table
A,@A+DPTR ; which is the lsb of this sample, now in ACC
   VOM
   MOVC
D MSB TX:
   JNB
          TI,D_MSB_TX ; wait for transmit to complete
                 ; clear for new transmit
   CLR
          ΤТ
                        ; and send out the 1sb of DAC D
   VOM
          SBUF,A
   ; increment the rolling pointer to point to the next sample
   ; ready for the next interrupt
          A,rolling_ptr
   VOM
          A,#02H
                    ; add 2 to the rolling pointer
; wrap back round to 0 if > 64
   ADD
   ANL
          A,#03FH
          rolling_ptr,A; store in memory again
   MOV
D_LSB_TX:
   JNB
          TI,D_LSB_TX ; wait for DAC D lsb transmit to complete
                        ; clear for next transmit
   CLR
          TΙ
   SETB
         T1
                        ; FS high
   SETB
          T0
                        ; CS high
   POP
          ACC
   POP
          PSW
   RETI
; Stack needs definition
   RSEG STACK
   DS 10h
                        ; 16 Byte Stack!
; Main program code
   RSEG MAIN
start:
   MOV
          SP, #STACK-1 ; first set Stack Pointer
   CLR A
          SCON,A ; set serial port 0 to mode 0 TMOD,#02H ; set timer 0 to mode 2 - auto-reload THO,#038H ; set THO for 5kHs interrupts
   MOV
   VOM
   MOV
          INT1
                        ; set LDAC = 1
   SETB
         T1
   SETB
                        ; set FS = 1
   SETB TO
                        ; set CS = 1
         ETO ; enable timer 0 interrupts
EA ; enable all interrupts
   SETR
   SETB
   MOV
          rolling_ptr,A; set rolling pointer to 0
   SETB TR0
                       ; start timer 0
always:
   SJMP
         always
                        ; while(1) !
; Table of 32 sine wave samples used as DAC data
   RSEG SINTBL
```



# TLV5614 2.7-V TO 5.5-V 12-BIT 3- $\mu\text{S}$ QUADRUPLE DIGITAL-TO-ANALOG CONVERTERS WITH POWER DOWN

SLAS188A – SEPTEMBER 1998 – REVISED JULY 2002

sineval	ls:
DW	01000Н
DW	0903EH
DW	05097н
DW	0305CH
DW	0В086Н
DW	070CAH
DW	OF0E0H
DW	0F06EH
DW	0F039H
DW	0F06EH
DW	OFOEOH
DW	070CAH
DW	0В086Н
DW	0305CH
DW	05097Н
DW	0903EH
DW	01000H
DW	06021H
DW	0A0E8H
DW	0C063H
DW	040F9H
DW	080B5H
DW	0009FH
DW	00051H
DW	00026Н
DW	00051H
DW	0009FH
DW	080B5H
DW	040F9H
DW	0C063H
DW	0A0E8H
DW	06021H
END	




#### **MECHANICAL DATA**

# D (R-PDSO-G\*\*)

#### 14 PIN SHOWN

### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).


D. Falls within JEDEC MS-012

#### **MECHANICAL DATA**

# PW (R-PDSO-G\*\*)

### 14 PIN SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated