

## CMOS 4-BIT MICROCONTROLLER

**TMP47P834N  
TMP47P834F**



The 47P834 is the OTP microcontroller with 64kbits PROM. For program operation, the programming is achieved by using with EPROM programmer (TMM27128A type) and adaptor socket.

The function of this device is exactly same as the 47C834.



PART No.	ROM	RAM	PACKAGE
TMP47P834N	OTP 8192 × 8-bit	512 × 4-bit	SDIP42-P-600-1.78

**PIN ASSIGNMENT (TOP VIEW)**

SDIP42-P-600-1.78



QFP44-P-1414-0.80D



**PIN FUNCTION**

The 47P834 has MCU mode and PROM mode.

## (1) MCU mode

The 47C834 and the 47P834 are pin compatible (TEST pin for out-going test. Be fixed to low level).

## (2) PROM mode

PIN NAME	Input / Output	FUNCTIONS	PIN NAME (MCU mode)
A13 to A12	Input	Address inputs	R41 to R40
A11 to A8			R53 to R50
A7 to A4			R63 to R60
A3 to A0			R83 to R80
I7 to I4	I/O	Data Inputs / outputs	K03 to K00
I3 to I0			R73 to R70
PGM	Input	Program control input	R92
CE		Chip Enable input	R91
OE		Chip Enable input	R90
VPP	Power supply	+ 12.5 V / 5 V (Program supply voltage)	TEST
VCC		+ 5 V	VDD
VSS		0 V	VSS
OSC1	Output	OSD resonator connecting pins	
OSC2			
Y, B, HD, VD	OSD output	Be fixed to low level	
G / R			
RESET	Input	PROM mode setting pin. Be fixed to low level.	
HOLD	Input		
XIN	Input		
XOUT	Output	Resonator connecting pins	

## OPERATIONAL DESCRIPTION

The following is an explanation of hardware configuration and operation in relation to the 47P834. The 47P834 is the same as the 47C834 except that an EPROM or OTP is used instead of a built-in mask ROM.

### 1. OPERATION mode

The 47P834 has an MCU mode and a PROM mode.

#### 1.1 MCU mode

The MCU mode is set by fixing the TEST/VPP pin at the "L" level. Operation in the MCU mode is the same as for the 47C834, except that the TEST/VPP pin does not have built in pull-down resistor and cannot be used open.

##### 1.1.1 Program Memory

The program storage area is the same as for the 47C834. Data conversion tables must be set in two locations when using the 47P834 to check 47C434/634 operation.




Figure 1-1. Program area

*Note. Some data have been written in address "21F0<sub>H</sub>" to "21FF<sub>H</sub>", because of the out-going test.*

#### 1.1.2 Data Memory

The 47P834 has two built-in 256 × 4-bit data memory banks (DMB0, DMB1).

When using the 47P834 as a 47C634 evaluator, do not write data to address 80H and following, even though the DMB1 addresses are 00-FF<sub>H</sub>. And when using as a 47C434 evaluator, do not write data to the whole DMB1. There is no necessary to take into consideration a special function shared area, because one is built in DMB0.

### 1.1.3 Other Peripheral Hardware Function

Using as 47C434/634 evaluator, do not write data into the command register OP0B of PULSE output control and Image Receiving Mode Control.

### 1.1.4 Input/Output Circuitry

#### (1) Control pins

This is the same as for the 47C434/634/834 except that there is no built in pull-down resistor for the TEST pin. Input/output circuitry of the 47P834 control pins is shown below.

CONTROL PIN	I/O	CIRCUITRY	REMARKS
XIN XOUT	Input Output		Resonator connecting pins $R = 1 \text{ k}\Omega$ (typ.) $R_f = 1.5 \text{ M}\Omega$ (typ.) $R_O = 2 \text{ k}\Omega$ (typ.)
RESET	Input		Hysteresis input Contained pull-up resistor $R_{IN} = 220 \text{ k}\Omega$ (typ.) $R = 1 \text{ k}\Omega$ (typ.)
HOLD (KE0)	Input (Input)		Hysteresis input (Sense input) $R = 1 \text{ k}\Omega$ (typ.)
TEST	Input		Not contained pull-down resistor $R = 1 \text{ k}\Omega$ (typ.)
OSC1 OSC2	Input Output		Oscillation terminals for OSD $R = 1 \text{ k}\Omega$ (typ.) $R_f = 1.5 \text{ M}\Omega$ (typ.) $R_O = 2 \text{ k}\Omega$ (typ.)
HD VD	Input		Synchronous signal input Hysteresis input $R = 1 \text{ k}\Omega$ (typ.)

## (2) I/O port

The input/output circuit of the 47P834 is different to any I/O code of the 47C434/634/834. When this chip is used as evaluator with the I/O code, it is necessary to provide such as external resistors.

I/O code port	PB	PC	PF
K0	Pull-up resistor	Pull-down resistor	Pull-down resistor
R4, R50	—	—	Level shifter

Table 1-1. External Circuitry Corresponding to I/O Codes













Figure 1-2. Example of External Circuitry

The input/output circuitry of the 47P834 I/O port is as follows.

PORT	I/O	INPUT/OUTPUT CIRCUITRY (code : PA)	REMARKS
K0	Input		Not contained Pull-up or pull-down resistor  $R = 1\text{ k}\Omega$ (typ.)
R4 R50	I/O		Tri-state Initial "Hi-Z"  $R = 1\text{ k}\Omega$ (typ.)
R51 R52 R53	I/O		Tri-state Initial "Hi-Z"  $R = 1\text{ k}\Omega$ (typ.)
R6 R8 R9	I/O	 	Sink open drain Initial "Hi-Z" Hysteresis input (R8, R9)  $R = 1\text{ k}\Omega$ (typ.)
R7	I/O	 	Sink open drain and push-pull Comparator input (R70 pin)  $R = 1\text{ k}\Omega$ (typ.)
R (RA0) G (RA1)	I/O		Tri-state Initial "Hi-Z"  $R = 1\text{ k}\Omega$ (typ.)
B Y (BL)	Output		R, G : Side a B, Y : Side b

## 1.2 PROM mode

The PROM mode is set by setting the  $\overline{\text{RESET}}$ ,  $\overline{\text{HOLD}}$ , R and G pins to the "L" level. The PROM mode can be used as a general-purpose PROM writer for program writing and verification. (A high-speed program mode is used set the ROM type the same as for the TMM 27128A.)




Figure 1-3. Setting for PROM mode

### 1.2.1 High speed programming mode

The device is set up in the high speed programming mode when the programming voltage (12.5 V) is applied to the  $V_{pp}$  pin with  $V_{cc} = 6$  V and  $\overline{\text{PGM}} = V_{IH4}$ . The programming is achieved by applying a single TTL low level 1 ms, pulse the  $\overline{\text{PGM}}$  input after addresses and data are stable. Then the programmed data is verified by using Program Verify mode. If the programmed data is not correct, another program pulse of 1 ms is applied and then programmed data is verified. This should be repeated until the program operates correctly (max. 15 times). After correctly programming the selected address, one additional program pulse with pulse width 4 times that needed for programming is applied. When programming has been completed, the data in all addresses should be verified with  $V_{cc} = V_{pp} = 5$  V.




Figure1-4. FLOW CHART

## ELECTRICAL CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS (V<sub>SS</sub> = 0 V)

PARAMETER	SYMBOL	PINS	RATING	UNIT
Supply Voltage	V <sub>DD</sub>		-0.3 to 7	V
Input Voltage	V <sub>IN</sub>		-0.3 to V <sub>DD</sub> + 0.3	V
Output Voltage	V <sub>OUT1</sub>	Except sink open drain pin	-0.3 to V <sub>DD</sub> + 0.3	V
	V <sub>OUT2</sub>	Sink open drain pin except R7 port	-0.3 to 10	
Output Current (Per 1 pin)	I <sub>OUT1</sub>	R6 port	30	mA
	I <sub>OUT2</sub>	R7, R8, R9 port	3.2	
Output Current (Total)	Σ I <sub>OUT1</sub>	R6 port	60	mA
Power Dissipation	PD		600	mW
Soldering Temperature (time)	T <sub>sld</sub>		260 (10 s)	°C
Storage Temperature	T <sub>stg</sub>		-55 to 125	°C
Operating Temperature	T <sub>opr</sub>		-30 to 70	°C
Programming Voltage	V <sub>pp</sub>	TEST / VPP pin	-0.3 to 14.0	V

RECOMMENDED OPERATING CONDITIONS (V<sub>SS</sub> = 0 V, T<sub>opr</sub> = -30 to 70 °C)

PARAMETER	SYMBOL	PINS	CONDITIONS	Min.	Max.	UNIT
Supply Voltage	V <sub>DD</sub>		in the Normal mode	4.5	6.0	V
			in the HOLD mode	2.0		
Input High Voltage	V <sub>IH1</sub>	Except Hysteresis Input	V <sub>DD</sub> ≥ 4.5 V	V <sub>DD</sub> × 0.7	V <sub>DD</sub>	V
	V <sub>IH2</sub>	Hysteresis Input		V <sub>DD</sub> × 0.75		
	V <sub>IH3</sub>		V <sub>DD</sub> < 4.5 V	V <sub>DD</sub> × 0.9		
Input Low Voltage	V <sub>IL1</sub>	Except Hysteresis Input	V <sub>DD</sub> ≥ 4.5 V	0	V <sub>DD</sub> × 0.3	V
	V <sub>IL2</sub>	Hysteresis Input			V <sub>DD</sub> × 0.25	
	V <sub>IL3</sub>		V <sub>DD</sub> < 4.5 V		V <sub>DD</sub> × 0.1	
Clock Frequency	f <sub>C</sub>	XIN, XOUT		0.4	4.2	MHz
	f <sub>OSD</sub>	OSC1, OSC2		-	6.0	

Note. Input Voltage V<sub>IH3</sub>, V<sub>IL3</sub>: in the HOLD mode.

D.C. CHARACTERISTICS (V<sub>SS</sub> = 0 V, T<sub>opr</sub> = -30 to 70 °C)

PARAMETER	SYMBOL	PINS	CONDITIONS	Min.	Typ.	Max.	UNIT
Hysteresis Voltage	V <sub>HS</sub>	Hysteresis Input		—	0.7	—	V
Input Current	I <sub>IN1</sub>	K0 port, TEST, RESET, HOLD	V <sub>DD</sub> = 5.5 V, V <sub>IN</sub> = 5.5 V / 0 V	—	—	± 2	μA
	I <sub>IN2</sub>	R port (open drain)					
Input Low Current	I <sub>IL</sub>	R port (push-pull)	V <sub>DD</sub> = 5.5 V, V <sub>IN</sub> = 0.4 V	—	—	-2	mA
Input Resistance	R <sub>IN1</sub>	K0 port with pull-up/pull-down		30	70	150	kΩ
	R <sub>IN2</sub>	RESET		100	220	450	
Output Leakage Current	I <sub>LO</sub>	Tri-state R6, R8, R9 port (open drain)	V <sub>DD</sub> = 5.5 V, V <sub>OUT</sub> = 5.5 V	—	—	± 2	μA
Output High Voltage	V <sub>OH1</sub>	R port (push-pull)	V <sub>DD</sub> = 4.5 V, I <sub>OH</sub> = -200 μA	2.4	—	—	V
	V <sub>OH2</sub>	R port (tri-state), OSD output	V <sub>DD</sub> = 4.5 V, I <sub>OH</sub> = -0.7 mA	4.1	—	—	
Output Low Voltage	V <sub>OL1</sub>	R7, R8, R9 port	V <sub>DD</sub> = 4.5 V, I <sub>OL</sub> = 1.6 mA	—	—	0.4	V
	V <sub>OL2</sub>	R port (tri-state), OSD output	V <sub>DD</sub> = 4.5 V, I <sub>OL</sub> = 0.7 mA				
Output Low Current	I <sub>OL</sub>	R6 port	V <sub>DD</sub> = 4.5 V, V <sub>OL</sub> = 1.0 V	—	20	—	mA
Supply Current (in the Nomal mode)	I <sub>DD</sub>		V <sub>DD</sub> = 5.5 V f <sub>C</sub> = 4 MHz	—	5	10	mA
Supply Current (in the HOLD mode)	I <sub>DDH</sub>		V <sub>DD</sub> = 5.5 V	—	0.5	10	μA

Note 1. Typ. values show those at T<sub>opr</sub> = 25 °C, V<sub>DD</sub> = 5 V.

Note 2. Input Current I<sub>IN1</sub> : The current through resistor is not included, when the pull-up/pull-down resistor is contained.

Note 3. Supply Current : V<sub>IN</sub> = 5.3 V / 0.2 V

The K0 port is open when the pull-up / pull-down resistor is contained.

The voltage applied to the R port is within the valid range V<sub>IL</sub> or V<sub>IH</sub>.

## A / D CONVERSION CHARACTERISTICS

PARAMETER	SYMBOL	PINS	CONDITIONS	Min.	Typ.	Max.	UNIT
Analog Input Voltage	V <sub>A1N</sub>	CIN		V <sub>SS</sub>	—	V <sub>DD</sub>	V
A/D Conversion Error	—			—	—	± 1/4	LSB

## A.C. CHARACTERISTICS


(V<sub>SS</sub> = 0 V, V<sub>DD</sub> = 4.5 to 6.0 V, T<sub>opr</sub> = -30 to 70 °C)

PARAMETER	SYMBOL	CONDITION	Min.	Typ.	Max.	UNIT
Instruction Cycle Time	t <sub>cy</sub>		1.9	-	20	μs
High level Clock Pulse Width	t <sub>WCH</sub>	For external clock operation	80	-	-	ns
Low level Clock Pulse Width	t <sub>WCL</sub>					
Shift Data Hold Time	t <sub>SDH</sub>		0.5t <sub>cy</sub> - 300	-	-	ns

**Note. Shift data Hold Time**

External circuit for SCK pin and SO pin

Serial port (completion of transmission)



## RECOMMENDED OSCILLATING CONDITIONS

(V<sub>SS</sub> = 0 V, V<sub>DD</sub> = 4.5 to 6.0 V, T<sub>opr</sub> = -30 to 70 °C)


Recommended oscillating conditions of the 47P834 are equal to the 47C834's.

## DC/AC CHARACTERISTICS

(V<sub>SS</sub> = 0 V)

## (1) Read Operation

PARAMETER	SYMBOL	CONDITION	Min.	Typ.	Max.	UNIT
Output Level High Voltage	V <sub>IH4</sub>		V <sub>CC</sub> × 0.7	-	V <sub>CC</sub>	V
Output Level Low Voltage	V <sub>IL4</sub>		0	-	V <sub>CC</sub> × 0.3	V
Supply Voltage	V <sub>CC</sub>		4.75	-	6.0	V
Programming Voltage	V <sub>PP</sub>					
Address Access Time	t <sub>ACC</sub>	V <sub>CC</sub> = 5.0 ± 0.25 V	0	-	350	ns



## (2) High Speed Programming Operation

PARAMETER	SYMBOL	CONDITION	Min.	Typ.	Max.	UNIT
Input High Voltage	V <sub>IH4</sub>		V <sub>CC</sub> × 0.7	—	V <sub>CC</sub>	V
Input Low Voltage	V <sub>IL4</sub>		0	—	V <sub>CC</sub> × 0.3	V
Supply Voltage	V <sub>CC</sub>		4.75	—	6.0	V
V <sub>PP</sub> Power Supply Voltage	V <sub>PP</sub>		12.25	12.5	12.75	V
Programming Pulse Width	t <sub>PW</sub>	V <sub>CC</sub> = 6.0 ± 0.25 V	0.95	1.0	1.05	ms

