- High-Performance Floating-Point Digital Signal Processor (DSP):
 - TMS320VC33-150
 - 13-ns Instruction Cycle Time
 - 150 Million Floating-Point Operations Per Second (MFLOPS)
 - 75 Million Instructions Per Second (MIPS)
 - TMS320VC33-120
 - 17-ns Instruction Cycle Time
 - 120 MFLOPS
 - 60 MIPS
- 34K × 32-Bit (1.1-Mbit) On-Chip Words of Dual-Access Static Random-Access Memory (SRAM) Configured in 2 × 16K plus 2 × 1K Blocks to improve Internal Performance
- x5 Phase-Locked Loop (PLL) Clock Generator
- Very Low Power: < 200 mW @ 150 MFLOPS
- 32-Bit High-Performance CPU
- 16-/32-Bit Integer and 32-/40-Bit Floating-Point Operations
- Four Internally Decoded Page Strobes to Simplify Interface to I/O and Memory Devices
- Boot-Program Loader
- EDGEMODE Selectable External Interrupts
- 32-Bit Instruction Word, 24-Bit Addresses
- Eight Extended-Precision Registers

- On-Chip Memory-Mapped Peripherals:
 - One Serial Port
 - Two 32-Bit Timers
 - Direct Memory Access (DMA)
 Coprocessor for Concurrent I/O and CPU
 Operation
- Fabricated Using the 0.18-µm (I_{eff}-Effective Gate Length) Timeline™ Technology by Texas Instruments (TI)
- 144-Pin Low-Profile Quad Flatpack (LQFP) (PGE Suffix)
- Two Address Generators With Eight Auxiliary Registers and Two Auxiliary Register Arithmetic Units (ARAUs)
- Two Low-Power Modes
- Two- and Three-Operand Instructions
- Parallel Arithmetic/Logic Unit (ALU) and Multiplier Execution in a Single Cycle
- Block-Repeat Capability
- Zero-Overhead Loops With Single-Cycle Branches
- Conditional Calls and Returns
- Interlocked Instructions for Multiprocessing Support
- Bus-Control Registers Configure Strobe-Control Wait-State Generation
- 1.8-V (Core) and 3.3-V (I/O) Supply Voltages
- On-Chip Scan-Based Emulation Logic, IEEE Std 1149.1† (JTAG)

description

The TMS320VC33 DSP is a 32-bit, floating-point processor manufactured in $0.18-\mu m$ four-level-metal CMOS (TImeline) technology. The TMS320VC33 is part of the TMS320C3x generation of DSPs from Texas Instruments.

The TMS320C3x's internal busing and special digital-signal-processing instruction set have the speed and flexibility to execute up to 150 million floating-point operations per second (MFLOPS). The TMS320VC33 optimizes speed by implementing functions in hardware that other processors implement through software or microcode. This hardware-intensive approach provides performance previously unavailable on a single chip.

The TMS320VC33 can perform parallel multiply and ALU operations on integer or floating-point data in a single cycle. Each processor also possesses a general-purpose register file, a program cache, dedicated ARAUs, internal dual-access memories, one DMA channel supporting concurrent I/O, and a short machine-cycle time. High performance and ease of use are the results of these features.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Timeline is a trademark of Texas Instruments.


† IEEE Standard 1149.1-1990 Standard-Test-Access Port



description (continued)

General-purpose applications are greatly enhanced by the large address space, multiprocessor interface, internally and externally generated wait states, one external interface port, two timers, one serial port, and multiple-interrupt structure. The TMS320C3x supports a wide variety of system applications from host processor to dedicated coprocessor. High-level-language support is easily implemented through a register-based architecture, large address space, powerful addressing modes, flexible instruction set, and well-supported floating-point arithmetic.

pinout



[†] DV_{DD} is the power supply for the I/O pins while CV_{DD} is the power supply for the core CPU. V_{SS} is the ground for both the I/O pins and the core CPU.

The TMS320VC33 device is packaged in 144-pin low-profile quad flatpacks (PGE Suffix).



[‡]PLLVpp and PLLVss are isolated PLL supply pins that should be externally connected to CVpp and Vss, respectively.

Terminal Assignments[†] (Alphabetical)

SIGNAL NAME	PIN NUMBER	SIGNAL NAME	PIN NUMBER	SIGNAL NAME	PIN NUMBER	SIGNAL NAME	PIN NUMBER
A0	30	D0	93		31	R/W	42
A1	29	D1	92	1	37	RDY	45
A2	27	D2	91	1	43	RESET	127
А3	26	D3	90	1	53	RSV0	139
A4	24	D4	88	1	60	RSV1	138
A5	22	D5	87	1	69	SHZ	128
A6	21	D6	85	DV _{DD}	77	STRB	41
A7	20	D7	84	1	86	TCK	98
A8	19	D8	82	1	94	TCLK0	114
A9	17	D9	81	1	108	TCLK1	113
A10	16	D10	79	1	115	TDI	100
A11	14	D11	78	1	129	TDO	99
A12	13	D12	76	1	143	TMS	102
A13	11	D13	75	DX0	111	TRST	103
A14	10	D14	74	EDGEMODE	124		2
A15	8	D15	73	EMU0	96		9
A16	7	D16	71	EMU1	95		18
A17	5	D17	70	EXTCLK	130		25
A18	4	D18	68	FSR0	106		34
A19	3	D19	67	FSX0	110		40
A20	1	D20	65	H1	38		49
A21	144	D21	64	НЗ	39		56
A22	142	D22	62	HOLD	47		63
A23	141	D23	61	HOLDA	48	V _{SS}	72
CLKMD0	136	D24	59	IACK	44		80
CLKMD1	135	D25	58	ĪNT0	122		89
CLKR0	107	D26	57	ĪNT1	121		97
CLKX0	109	D27	55	ĪNT2	120		105
	12	D28	54	ĪNT3	119		112
	28	D29	52	MCBL/MP	125		118
	46	D30	51	PAGE0	36		126
01/	66	D31	50	PAGE1	35		140
CV_{DD}	83	DR0	104	PAGE2	33	XIN	133
	101		6	PAGE3	32	XOUT	132
	123	DV _{DD}	15	PLLV _{DD} ‡	131	XF0	117
	137]	23	PLLV _{SS} ‡	134	XF1	116

[†] DV_{DD} is the power supply for the I/O pins while CV_{DD} is the power supply for the core CPU. V_{SS} is the ground for both the I/O pins and the core CPU.



[‡] PLLV_{DD} and PLLV_{SS} are isolated PLL supply pins that should be externally connected to CV_{DD} and V_{SS}, respectively.

Terminal Assignments[†] (Numerical)

PIN NUMBER	SIGNAL NAME	PIN NUMBER	SIGNAL NAME	PIN NUMBER	SIGNAL NAME	PIN NUMBER	SIGNAL NAME
1	A20	37	DV _{DD}	73	D15	109	CLKX0
2	V _{SS}	38	H1	74	D14	110	FSX0
3	A19	39	H3	75	D13	111	DX0
4	A18	40	V _{SS}	76	D12	112	V _{SS}
5	A17	41	STRB	77	DV_DD	113	TCLK1
6	DV _{DD}	42	R/W	78	D11	114	TCLK0
7	A16	43	DV _{DD}	79	D10	115	DV _{DD}
8	A15	44	IACK	80	VSS	116	XF1
9	V _{SS}	45	RDY	81	D9	117	XF0
10	A14	46	CV _{DD}	82	D8	118	V _{SS}
11	A13	47	HOLD	83	CV _{DD}	119	INT3
12	C∨ _{DD}	48	HOLDA	84	D7	120	INT2
13	A12	49	V _{SS}	85	D6	121	INT1
14	A11	50	D31	86	DV _{DD}	122	INT0
15	DV _{DD}	51	D30	87	D5	123	CV _{DD}
16	A10	52	D29	88	D4	124	EDGEMODE
17	A9	53	DV _{DD}	89	VSS	125	MCBL/MP
18	Vss	54	D28	90	D3	126	VSS
19	A8	55	D27	91	D2	127	RESET
20	A7	56	V _{SS}	92	D1	128	SHZ
21	A6	57	D26	93	D0	129	DV _{DD}
22	A5	58	D25	94	DV_DD	130	EXTCLK
23	DV _{DD}	59	D24	95	EMU1	131	PLLV _{DD} ‡
24	A4	60	DV _{DD}	96	EMU0	132	XOUT
25	V _{SS}	61	D23	97	VSS	133	XIN
26	A3	62	D22	98	TCK	134	PLLV _{SS} ‡
27	A2	63	V _{SS}	99	TDO	135	CLKMD1
28	C∨ _{DD}	64	D21	100	TDI	136	CLKMD0
29	A1	65	D20	101	CV _{DD}	137	CV _{DD}
30	A0	66	CV _{DD}	102	TMS	138	RSV1
31	DV _{DD}	67	D19	103	TRST	139	RSV0
32	PAGE3	68	D18	104	DR0	140	V _{SS}
33	PAGE2	69	DV _{DD}	105	Vss	141	A23
34	VSS	70	D17	106	FSR0	142	A22
35	PAGE1	71	D16	107	CLKR0	143	DV _{DD}
36	PAGE0	72	V _{SS}	108	DV _{DD}	144	A21

[†] DV_{DD} is the power supply for the I/O pins while CV_{DD} is the power supply for the core CPU. V_{SS} is the ground for both the I/O pins and the core CPU.



 $[\]ddagger \texttt{PLLV}_{\texttt{DD}} \text{ and } \texttt{PLLV}_{\texttt{SS}} \text{ are isolated PLL supply pins that should be externally connected to } \texttt{CV}_{\texttt{DD}} \text{ and } \texttt{V}_{\texttt{SS}}, \text{ respectively.}$

Terminal Functions

TERMINAL TYP		TYPET	DESCRIPTION	CONDITIONS WHEN				
NAME	QTY				SIGNAL IS Z TYPE‡			
			PRIMARY-BUS INTERFACE					
D24 D0	20	1/O/Z	32-bit data port	S	Н	R		
D31-D0	32	1/0/2	Data port bus keepers. (See Figure 8)	S				
A23-A0	24	O/Z	24-bit address port	S	Н	R		
R/W	1	O/Z	Read/write. R/\overline{W} is high when a read is performed and low when a write is performed over the parallel interface.	S	Н	R		
STRB	1	O/Z	Strobe. For all external-accesses	S	Н			
PAGE0 – PAGE3	1	O/Z	Page strobes. Four decoded page strobes for external access	S	Н	R		
RDY	1	I	Ready. RDY indicates that the external device is prepared for a transaction completion.					
HOLD	1	Hold. When HOLD is a logic low, any ongoing transaction is completed. A23–A0, D31–D0, STRB, and R/W are placed in the high-impedance state and all transactions over the primary-bus interface are held until HOLD becomes a logic high or until the NOHOLD bit of the primary-bus-control register is set.						
HOLDA	1	O/Z	Hold acknowledge. HOLDA is generated in response to a logic-low on HOLD. HOLDA indicates that A23–A0, D31–D0, STRB, and R/W are in the high-impedance state and that all transactions over the bus are held. HOLDA is high in response to a logic-high of HOLD or the NOHOLD bit of the primary-bus-control register is set.	S				
		•	CONTROL SIGNALS					
RESET	1	I	Reset. When RESET is a logic low, the device is in the reset condition. When RESET becomes a logic high, execution begins from the location specified by the reset vector.					
EDGEMODE	1	I	Edge mode. Enables interrupt edge mode detection.					
INT3-INT0	4	I	External interrupts					
ĪACK	1	O/Z	Internal acknowledge. IACK is generated by the IACK instruction. IACK can be used to indicate when a section of code is being executed.	S				
MCBL/MP	1	I	Microcomputer Bootloader/microprocessor mode-select					
SHZ	1	I	Shutdown high impedance. When active, SHZ places all pins in the high-impedance state. SHZ can be used for board-level testing or to ensure that no dual-drive conditions occur. CAUTION: A low on SHZ corrupts the device memory and register contents. Reset the device with SHZ high to restore it to a known operating condition.					
XF1, XF0	2	I/O/Z	External flags. XF1 and XF0 are used as general-purpose I/Os or to support interlocked processor instruction.	Ø		R		
			SERIAL PORT 0 SIGNALS					
CLKR0	1	I/O/Z	Serial port 0 receive clock. CLKR0 is the serial shift clock for the serial port 0 receiver.	S		R		
CLKX0	1	I/O/Z	Serial port 0 transmit clock. CLKX0 is the serial shift clock for the serial port 0 transmitter.	S		R		
DR0	1	I/O/Z	Data-receive. Serial port 0 receives serial data on DR0.	S		R		
DX0	1	I/O/Z	Data-transmit output. Serial port 0 transmits serial data on DX0.	S		R		
FSR0	1	I/O/Z	Frame-synchronization pulse for receive. The FSR0 pulse initiates the data-receive process using DR0.	S		R		
FSX0	1	I/O/Z	Frame-synchronization pulse for transmit. The FSX0 pulse initiates the data-transmit process using DX0.	S		R		

[†] I = input, O = output, Z = high-impedance state ‡ S = SHZ active, H = HOLD active, R = RESET active § Recommended decoupling. Four 0.1 µF for CV_{DD} and eight 0.1 µF for DV_{DD}.




Terminal Functions (Continued)

TERMINAL		_		CONDITIONS
NAME	QTY	TYPET	DESCRIPTION	WHEN SIGNAL IS Z TYPE‡
		•	TIMER SIGNALS	
TCLK0	1	I/O/Z	Timer clock 0. As an input, TCLK0 is used by timer 0 to count external pulses. As an output, TCLK0 outputs pulses generated by timer 0.	S R
TCLK1	1	I/O/Z	Timer clock 1. As an input, TCLK1 is used by timer 1 to count external pulses. As an output, TCLK1 outputs pulses generated by timer 1.	S R
			SUPPLY AND OSCILLATOR SIGNALS	
H1	1	O/Z	External H1 clock	S
H3	1	O/Z	External H3 clock	S
CV _{DD}	8	I	+VDD. Dedicated 1.8-V power supply for the core CPU. All must be connected to a common supply plane. §	
DV _{DD}	16	I	+VDD. Dedicated 3.3-V power supply for the I/O pins. All must be connected to a common supply plane. §	
V _{SS}	18	I	Ground. All grounds must be connected to a common ground plane.	
PLLV _{DD}	1 I Internally isolated PLL supply. Connect to CV _{DD} (1.8 V)			
PLLVSS	1	I	Internally isolated PLL ground. Connect to VSS	
EXTCLK	1	I	External clock. Logic level compatible clock input. If the XIN/XOUT oscillator is used, tie this pin to ground.	
XOUT	1	0	Clock out. Output from the internal-crystal oscillator. If a crystal is not used, XOUT should be left unconnected.	
XIN	1	I	Clock in. Internal-oscillator input from a crystal. If EXTCLK is used, tie this pin to ground.	
CLKMD0, CLKMD1	2	I	Clock mode select pins	
RSV0 - RSV1	2	I	Reserved. Use individual pullups to DV _{DD} .	
		_	JTAG EMULATION	
EMU1-EMU0	2	I/O	Emulation pins 0 and 1, use individual pullups to DV _{DD}	
TDI	1	I	Test data input	
TDO	1	0	Test data output	
TCK	1	I	Test clock	
TMS	1	I	Test mode select	
TRST	1	I	Test reset	


[†] I = input, O = output, Z = high-impedance state ‡ S = \overline{SHZ} active, H = \overline{HOLD} active, R = \overline{RESET} active

[§] Recommended decoupling. Four 0.1 μ F for CV_{DD} and eight 0.1 μ F for DV_{DD}.

functional block diagram



memory map



NOTE A: STRB is active over all external memory ranges. PAGE0 to PAGE3 are configured as external bus strobes. These are simple decoded strobes that have no configuration registers and are active only during external bus activity over the following ranges:

Name	Active range
PAGE0	0000000h - 03FFFFFh
PAGE1	0400000h - 07FFFFh
PAGE2	0800000h - 0BFFFFFh
PAGE3	0C00000h - 0FFFFFh
STRB	0000000h - 0FFFFFh

Figure 1. TMS320VC33 Memory Maps



memory map (continued)

		1	
00h	Reset	809FC1h	INT0
01h	INT0	809FC2h	INT1
02h	INT1	809FC3h	INT2
03h	INT2	809FC4h	
04h	INT3		INT3
05h	XINT0	809FC5h	XINT0
06h	RINT0	809FC6h	RINT0
07h		809FC7h	
08h	Reserved	809FC8h	Reserved
VOII		809FC8N	110001100
09h	TINT0	809FC9h	TINT0
0Ah	TINT1	809FCAh	TINT1
0Bh	DINT	809FCBh	DINT
0Ch		809FCCh	
1Fh	Reserved	809FDFh	Reserved
		0001 51 11	
20h	TRAP 0	809FE0h	TRAP 0
	•		•
	•		•
	•		•
			-
3Bh	TRAP 27	809FFBh	TRAP 27
3Ch		809FFCh	D
3Fh	Reserved	809FFFh	Reserved
	() 5.00		1) 10 (1)
	(a) Microprocessor Mode	(b) Microcomputer/Bootloader Mode

Figure 2. Reset, Interrupt, and Trap Vector/Branches Memory-Map Locations

memory map (continued)

808000h	DMA Global Control
808004h	DMA Source Address
808006h	DMA Destination Address
808008h	DMA Transfer Counter
808020h	Timer 0 Global Control
808024h	Timer 0 Counter
808028h	Timer 0 Period Register
808030h	Timer 1 Global Control
808034h	Timer 1 Counter
808038h	Timer 1 Period Register
808040h	Serial Global Control
808042h	FSX/DX/CLKX Serial Port Control
808043h	FSR/DR/CLKR Serial Port Control
808044h	Serial R/X Timer Control
808045h	Serial R/X Timer Counter
808046h	Serial R/X Timer Period Register
808048h	Data-Transmit
80804Ch	Data-Receive
808064h	Primary-Bus Control

NOTE A: Shading denotes reserved address locations.

Figure 3. Peripheral Bus Memory-Mapped Registers

clock generator

The clock generator provides clocks to the 'VC33 device, and consists of an internal oscillator and a phase-locked loop (PLL) circuit. The clock generator requires a reference clock input, which can be provided by using a crystal resonator with the internal oscillator, or from an external clock source. The PLL circuit generates the device clock by multiplying the reference clock frequency by a x5 scale factor, allowing use of a clock source with a lower frequency than that of the CPU. The PLL is an adaptive circuit that, once synchronized, locks onto and tracks an input clock signal.

PLL and clock oscillator control

The clock mode control pins are decoded into four operational modes as shown in Figure 4. These modes control clock divide ratios, oscillator, and PLL power (see Table 1).

When an external clock input or crystal is connected, the opposite unused input is simply grounded. An XOR gate then passes one of the two signal sources to the PLL stage. This allows the direct injection of a clock reference into EXTCLK, or 1–20 MHz crystals and ceramic resonators with the oscillator circuit. The two clock sources include:

- A crystal oscillator circuit, where a crystal or ceramic resonator is connected across the XOUT and XIN pins and EXTCLK is grounded.
- An external clock input, where an external clock source is directly connected to the EXTCLK pin, and XOUT is left unconnected and XIN is grounded.

When the PLL is initially started, it enters a transitional mode during which the PLL acquires lock with the input signal. Once the PLL is locked, it continues to track and maintain synchronization with the input signal. The PLL is a simple x5 reference multiplier with bypass and power control.

The clock divider, under CPU control, reduces the clock reference by 1 (MAXSPEED), 1/16 (LOWPOWER), or clock stop (IDLE2). Wake-up from the IDLE2 state is accomplished by a RESET or interrupt pin logic-low state.

A divide-by-two TMS320C31 equivalent mode of operation is also provided. In this case, the clock output reference is further divided by two with clock synchronization being determined by the timing of RESET falling relative to the present H1/H3 state.




Figure 4. Clock Generation

Table 1. Clock Mode Select Pins

CLKMD0	CLKMD1	FEEDBACK	PLLPWR	RATIO	NOTES
0	0	Off	Off	1	Fully static, very low power
0	1	On	Off	1/2	Oscillator enabled
1	0	On	Off	1	Oscillator enabled
1	1	On	On	5	2 mA @ 60 MHz, 1.8 V PLL power. Oscillator enabled

PLL and clock oscillator control (continued)

Typical crystals in the 8–30 MHz range have a series resistance of 25 Ω , which increases below 8 MHz. To maintain proper filtering and phase relationships, R_d and Z_{out} of the oscillator circuit should be 10x–40x that of the crystal. A series compensation resistor (Rd), shown in Figure 5, is recommended when using lower frequency crystals. The XOUT output, the square wave inverse of XIN, is then filtered by the XOUT output impedance, C1 load capacitor, and R_d (if present). The crystal and C2 input load capacitor then refilters this signal, resulting in a XIN signal that is 75-85% of the oscillator supply voltage.

NOTE: Some ceramic resonators are available in a low-cost, three-terminal package that includes C1 and C2 internally. Typically, ceramic resonators do not provide the frequency accuracy of crystals.

NOTE: Better PLL stability can be achieved using the optional power supply isolation circuit shown in Figure 5. A similar filter can be used to isolate the PLLV_{SS}, as shown in Figure 6. PLLV_{DD} can also be directly connected to CV_{DD}.

FREQUENCY (MHz)	Rd (Ω)	C1 (pF)	C2 (pF)	CL [†] (pF)	RL † (Ω)
2	4.7k	18	18	12	200
5	2.2k	18	18	12	60
10	470	15	15	12	30
15	0	15	12	12	25
20	0	0	0	10	25

Table 2. Typical Crystal Circuit Loading

[†]CL and RL are typical internal series load capacitance and resistance of the crystal.




Figure 5. Self-Oscillation Mode

PLL isolation

The internal PLL supplies can be directly connected to CV_{DD} and V_{SS} (0 Ω case) or fully isolated as shown in Figure 6. The RC network prevents the PLL supplies from turning high frequency noise in the CV_{DD} and V_{SS} supplies into jitter.




Figure 6. PLL Isolation Circuit Diagram

EDGEMODE

When EDGEMODE = 1, a sampled digital delay line is decoded to generate a pulse on the falling edge of the interrupt pin. To ensure interrupt recognition, input signal logic-high and logic-low states must be held longer than the synchronizer delay of one CPU clock cycle. Holding these inputs to no less than two cycles in both the logic-low and logic-high states is sufficient.

When EDGEMODE = 0, a logic-low interrupt pin will continually set the corresponding interrupt flag. The CPU or DMA can clear this flag within two cycles of it being set. This is the maximum interrupt width that can be applied if only one interrupt is to be recognized. The CPU can manually clear IF bits within an interrupt service routine (ISR), effectively lengthening the maximum ISR width.

After reset, EDGEMODE is temporarily disabled, allowing logic-low INT pins to be detected for bootload operation.




Figure 7. EDGEMODE and Interrupt Flag Circuit



reset operation

When RESET is applied, the CPU attempts to safely exit any pending read or write operations that may be in progress. This can take as much as 10 CPU cycles, after which, the address, data, and control pins will be in an inactive or high-impedance state.

When both RESET and SHZ are applied, the device will immediately enter the reset state with the pins held in high-impedance mode. SHZ should then be disabled at least 10 CPU cycles before RESET is set high. SHZ can be used during power-up sequencing to prevent undefined address, data, and control pins, avoiding system conflicts.

PAGE0 - PAGE3 select lines

To facilitate simpler and higher speed connection to external devices, the TMS320VC33 includes four predecoded select pins that have the same timings as STRB. These pins are decoded from A22, A23, and STRB and are active only during external accesses over the ranges shown in Table 3. All external bus accesses are controlled by a single bus control register.

 START
 END

 PAGE0
 0x000000
 0x3FFFFF

 PAGE1
 0x400000
 0x7FFFFF

 PAGE2
 0x800000
 0xBFFFFF

 PAGE3
 0xC00000
 0xFFFFFF

Table 3. PAGE0 - PAGE3 Ranges

data bus I/O buffer

The circuit shown in Figure 8 is incorporated into each data pin to lightly "hold" the last driven value on the data bus pins when the DSP or an external device is not actively driving the bus. Each bus keeper is built from a three-state driver with nominal 15 k Ω output resistance which is fed back to the input in a positive feedback configuration. The resistance isolated driver then pulls the output in one direction or the other keeping the last driven value. This circuit is enabled in all functional modes and is only disabled when \overline{SHZ} is pulled low.




Figure 8. Bus Keeper Circuit

For an external device to change the state of these pins, it must be able to drive a small DC current until the driver threshold is crossed. At the crossover point, the driver changes state, agreeing with the external driver and assisting the change. The voltage threshold of the bus keeper is approximately at 50% of the DV_{DD} supply voltage. The typical output impedance of 30 Ω for all TMS320VC33 I/O pins is easily capable of meeting this requirement.



bootloader operation

When MCBL/MP = 1, an internal ROM is decoded into the address range of 0x000000–0x000FFF. Therefore, when reset occurs, execution begins within the internal ROM program and vector space. No external activity will be evident until one of the boot options is enabled. These options are enabled by pulling an external interrupt pin low, which the boot-load software then detects, causing a particular routine to be executed (see Table 4).

ACTIVE INTERRUPT	ADDRESS/SOURCE WHERE BOOT DATA IS READ FROM	DATA FORMAT
INT0	0x001000	8, 16, or 32-bit width
INT1	0x400000	8, 16, or 32-bit width
INT2	0xFFF000	8, 16, or 32-bit width
INT3	Serial Port	32-bit, external clock, and frame synch

Table 4. INTO - INT3 Sources

When MCBL/MP = 1, the reset and interrupt vectors are hard-coded within the internal ROM. Since this is a read-only device, these vectors cannot be modified. To enable user-defined interrupt routines, the internal vectors contain fixed values that point to an internal section of SRAM beginning at 0x809FC1. Code execution begins at these locations so it is important to place branch instructions (to the interrupt routine) at these locations and not vectors.

The bootloader program requires a small stack space for calls and returns. Two SRAM locations at 0x809800 and 0x809801 are used for this stack. Data should not be boot loaded into these locations as this will corrupt the bootloader program run-time stack. After the boot-load operation is complete, a program can reclaim these locations. The simplest solution is to begin a program's stack or uninitialized data section at 0x809800.

For additional detail on bootloader operation including the bootloader source code, see the *TMS320C3x User's Guide* (literature number SPRU031).

A bit I/O line or external logic can be used to safely disable the MCBL mode after bootloading is complete. However, to ensure proper operation, the CPU should not be currently executing code or using external data as the change takes place. In the following example, the XF0 pin is 3-state on reset, which allows the pullup resistor to place the DSP in MCBL mode. The following code, placed at the beginning of an application then causes the XF0 pin to become an active-logic-low output, changing the DSP mode to MP. The cache-enable and RPTS instructions are used since they cause the LDI instruction to be executed multiple times even though it has been fetched only once (before the mode change). In other words, the RPTS instruction acts as a one-level-deep program cache for externally executed code. If the application code is to be executed from internal RAM, no special provisions are needed.

```
LDI 8000h,ST ; Enable the cache

RPTS 4 ; RPTS will fetch the following opcode 1 time

LDI 2h, IOF ; Drive MCBL/MP=0 for several cycles allowing
; the pipeline to clear

RESET

DVDD

NROW
RPU

TMS320VC33

XF0
```

Figure 9. Changing Bootload Select Pin

MCBL/MP



device and development support tool nomenclature

To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of all TMS320™ DSP family devices and support tools. Each TMS320™ DSP member has one of three prefixes: TMX, TMP, or TMS. Texas Instruments recommends two of three possible prefix designators for its support tools: TMDX and TMDS. These prefixes represent evolutionary stages of product development from engineering prototypes (TMX/TMDX) through fully qualified production devices/tools (TMS/TMDS). This development flow is defined below.

Device development evolutionary flow:

TMX Experimental device that is not necessarily representative of the final device's electrical

specifications

TMP Final silicon die that conforms to the device's electrical specifications but has not completed

quality and reliability verification

TMS Fully-qualified production device

Support tool development evolutionary flow:

TMDX Development support product that has not yet completed Texas Instruments internal qualification

testing.

TMDS Fully qualified development support product

TMX and TMP devices and TMDX development support tools are shipped against the following disclaimer:

"Developmental product is intended for internal evaluation purposes."

TMS devices and TMDS development support tools have been characterized fully, and the quality and reliability of the device has been demonstrated fully. Tl's standard warranty applies.

Predictions show that prototype devices (TMX or TMP) have a greater failure rate than the standard production devices. Texas Instruments recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used.

TI device nomenclature also includes a suffix with the device family name. This suffix indicates the package type (for example, PZ, PGE, PBK, or GGU) and temperature range (for example, L). Figure 10 provides a legend for reading the complete device name for any TMS320™ DSP family member.

TMS320 is a trademark of Texas Instruments.






Figure 10. TMS320™ DSP Device Nomenclature

absolute maximum ratings over specified temperature range (unless otherwise noted)†

Supply voltage range, DV _{DD} ‡	
Supply voltage range, CV _{DD} ‡	0.3 V to 2.4 V
Input voltage range, V _I §	–1 V to 4.6 V
Output voltage range, VO	0.3 V to 4.6 V
Continuous power dissipation (worst case)¶	500 mW (for TMS320VC33-150)
Operating case temperature range, T _C (PGE – commercial)	0°C to 90°C
T _C (PGEA – industrial)	– 40°C to 100°C
Storage temperature range, T _{stg}	– 55°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions^{‡#}

		MIN	NOM	MAX	UNIT
CV _{DD}	Supply voltage for the core CPU [☆]	1.71	1.8	1.89	V
DV_{DD}	Supply voltage for the I/O pins□	3	3.3	3.6	V
Vss	Supply ground		0		V
VIH	High-level input voltage	0.7 * DV _{DD}		DV _{DD} + 0.3§	V
V _{IL}	Low-level input voltage	- 0.3§		0.3 * DV _{DD}	V
loh	High-level output current			4	mA
loL	Low-level output current			4	mA
_	Operating case temperature (commercial)	0		90	
TC	Operating case temperature (industrial)	-40		100	°C
CL	Capacitive load per output pin			30	pF

[‡] All voltage values are with respect to V_{SS}.



[‡] All voltage values are with respect to VSS.

[§] Absolute DC input level should not exceed the DV_{DD} or V_{SS} supply rails by more than 0.3 V. An instantaneous low current pulse of < 2 ns, < 10 mA, and < 1 V amplitude is permissable.

Actual operating power is much lower. This value was obtained under specially produced worst-case test conditions for the TMS320VC33, which are not sustained during normal device operation. These conditions consist of continuous parallel writes of a checkerboard pattern to the external data and address buses at the maximum possible rate with a capacitive load of 30 pF. See normal (I_{CC}) current specification in the electrical characteristics table and also read *TMS320C3x General-Purpose Applications* (literature number SPRU194).

[§] Absolute DC input level should not exceed the DV_{DD} or V_{SS} supply rails by more than 0.3 V. An instantaneous low current pulse of < 2 ns, < 10 mA, and < 1 V amplitude is permissable.

[#] All inputs and I/O pins are configured as inputs.

All input and I/O pins use a Schmidt hysteresis inputs except SHZ and D0–D31. Hysteresis is approximately 10% of DV_{DD} and is centered at 0.5 * DV_{DD}.

[★]CVDD should not exceed DVDD by more than 0.7 V. (Use a Schottky clamp diode between these supplies.)


 $[\]Box \text{DV}_{DD}$ should not exceed CV $_{DD}$ by more than 2.5 V.

electrical characteristics over recommended ranges of supply voltage (unless otherwise noted)

	PARAMETER	TES	T CONDITIONS	S‡	MIN	TYP§	MAX	UNIT
VOH	High-level output voltage	$DV_{DD} = MIN,I_{C}$	DH = MAX		2.4			V
VOL	Low-level output voltage	$DV_{DD} = MIN,I_{C}$	DL = MAX				0.4	V
IZ	High-impedance current	$DV_{DD} = MAX$	$DV_{DD} = MAX$		- 5		+ 5	μΑ
Ц	Input current	$V_I = V_{SS}$ to DV	DD		- 5		+ 5	μΑ
I _{IPU}	Input current (with internal pullup)	Inputs with inte	rnal pullups¶		- 600		10	μΑ
I _{IPD}	Input current (with internal pulldown)	Inputs with inte	rnal pulldowns¶		600		- 10	μΑ
I _{BKU}	Input current (with bus keeper) pullup#	Bus keeper opp	oses until cond	itions match	- 600		10	μΑ
I _{BKD}	Input current (with bus keeper) pulldown#				600		- 10	μΑ
	0 1	T _C = 25°C,	f _X = 60 MHz	'VC33-120		20	120	
IDDD	Supply current, pinsII☆	$DV_{DD} = MAX$	f _X = 75 MHz	'VC33-150		25	150	mA
Ī	o de la constitución de la const	T _C = 25°C,	$f_X = 60 \text{ MHz}$	'VC33-120		50	80	
IDDC	Supply current, core CPUII☆	$CV_{DD} = MAX$	f _X = 75 MHz	'VC33-150		60	100	mA
		PLL enabled, o	scillator enabled	t		2		mA
I _{DD}	IDLE2, Supply current, IDDD plus IDDC	PLL disabled, o	scillator enable	d		500		
		PLL disabled, o	PLL disabled, oscillator disabled, FCLK = 0			50		μΑ
		All inputs excep	All inputs except XIN				10	_
Ci	Input capacitance	XIN					10	pF
Со	Output capacitance						10	pF

[†] All voltage values are with respect to VSS.

PARAMETER MEASUREMENT INFORMATION



Where: I_{OL} = 4 mA (all outputs) for DC levels test.

 $I_{\hbox{\scriptsize O}}$ and $I_{\hbox{\scriptsize OH}}$ are adjusted during AC timing analysis to achieve an AC termination of 50 Ω

 $V_{LOAD} = DV_{DD}/2$

ET = 40-pF typical load-circuit capacitance

Figure 11. Test Load Circuit



[‡] For test conditions shown as MIN, MAX, or NOM, use the appropriate value specified in the recommended operating conditions table.

[§] For 'VC33, all typical values are at DV_{DD} = 3.3, CV_{DD} = 1.8 V, T_C (case temperature) = 25°C.

[¶] Pins with internal pullup devices: TDI, TCK, and TMS. Pin with internal pulldown device: TRST.

[#]Pins D0-D31 include internal bus keepers that maintain valid logic levels when the bus is not driven (see Figure 8).

Actual operating current is less than this maximum value. This value was obtained under specially produced worst-case test conditions, which are not sustained during normal device operation. These conditions consist of continuous parallel writes of a checkerboard pattern at the maximum rate possible. See *TMS320C3x General-Purpose Applications* (literature number SPRU194).

 $Arr f_X$ is the PLL output clock frequency.

PARAMETER MEASUREMENT INFORMATION

timing parameter symbology

Timing parameter symbols used herein were created in accordance with JEDEC Standard 100. In order to shorten the symbols, some of the pin names and other related terminology have been abbreviated as follows, unless otherwise noted:

Lowercase subs	scripts and their meanings	Letters and syn	nbols and their meanings
а	access time	Н	High
С	cycle time (period)	L	Low
d	delay time	V	Valid
dis	disable time	Z	High Impedance
en	enable time		
f	fall time		
h	hold time		
r	rise time		
su	setup time		
t	transition time		
V	valid time		
W	pulse duration (width)		
х	unknown, changing, or don't care level		

Additional symbols and their meaning

Α	Address lines (A23–A0)	Н	H1 and H3
ASYNCH	Asynchronous reset signals (XF0, XF1, CLKX0, DX0, FSX0, CLKR0, DR0, FSR0, TCLK0, and TCLK1)	HOLD	HOLD
CLKX	CLKX0	HOLDA	HOLDA
CLKR	CLKR0	IACK	IACK
CONTROL	Control signals	INT	INT3-INT0
D	Data lines (D31–D0)	PAGE	PAGE0-PAGE3
DR	DR	RDY	RDY
DX	DX	RW	R/\overline{W}
EXTCLK	EXTCLK	RW	R/\overline{W}
FS	FSX/R	RESET	RESET
FSX	FSX0	S	STRB
FSR	FSR0	SCK	CLKX/R
GPI	General-purpose input	SHZ	SHZ
GPIO	General-purpose input/output; peripheral pin (CLKX0, CLKR0, DX0, DR0, FSX0, FSR0, TCLK0, and TCLK1)	TCLK	TCLK0, TCLK1, or TCLKx
GPO	General-purpose output	XF	XF0, XF1, or XFx
H1	H1	XF0	XF0
H3	H3	XF1	XF1
		XIN	XIN

phase-locked loop (PLL) circuit timing

phase-locked loop characteristics using EXTCLK or on-chip crystal oscillator[†]

	PARAMETER	MIN	MAX	UNIT
F _{pllin}	Frequency range, PLL input	5	15	MHz
F _{pllout}	Frequency range, PLL output	25	75	MHz
I _{pll}	PLL current, CV _{DD} supply		2	mA
P _{pll}	PLL power, CV _{DD} supply		5	mW
PLL _{dc}	PLL output duty cycle at H1	45	55	%
PLLJ	PLL output jitter, F _{pllout} = 25 MHz		400	ps
PLLLOCK	PLL lock time in input cycles		1000	cycles

[†] Duty cycle is defined as 100*t₁/(t₁+t₂)%

To ensure clean internal clock references, the minimal low and high pulse durations must be maintained. At high frequencies, this may require a fast rise and fall time as well as a tightly controlled duty cycle. At lower frequencies, these requirements are less restrictive when in x1 and x0.5 modes. The PLL, however, must have an input duty cycle of between 40% and 60% for proper operation.

clock circuit timing


The following table defines the timing parameters for the clock circuit signals.

circuit parameters for on-chip crystal oscillator[†] (see Figure 12)

	PARAMETER	MIN	TYP	MAX	UNIT
VO	Oscillator internal supply voltage		CV _{DD}		V
FO	Fundamental mode frequency range	1		20	MHz
V _{bias}	DC bias point (input threshold)	40	50	60	%Vo
R _{fbk}	Feedback resistance	100	300	500	kΩ
R _{out}	Small signal AC output impedance	250	500	1000	Ω
V _{xoutac}	AC output voltage with test crystal [‡]		85		%Vo
V _{xinac}	AC input voltage with test crystal [‡]		85		%Vo
V _{xoutl}	$V_{xin} = V_{xinh}$, $I_{xout} = 0$, $F_{O}=0$ (logic input)	V _{SS} - 0.1		V _{SS} + 0.3	V
V _{xouth}	$V_{xin} = V_{xinl}$, $I_{xout} = 0$, $F_{O}=0$ (logic input)	CV _{DD} - 0.3		CV _{DD} + 0.1	V
V _{inl}	When used for logic level input, oscillator enabled	-0.3		0.2 * V _O	V
V _{inh}	When used for logic level input, oscillator enabled	0.8 * V _O		DV _{DD} + 0.3	V
V_{xinh}	When used for logic level input, oscillator disabled	0.7 * DV _{DD}		DV _{DD} + 0.3	V
C _{xout}	XOUT internal load capacitance	2	3	5	pF
C _{xin}	XIN internal load capacitance	2	3	5	pF
td(XIN-H1)	Delay time, XIN to H1 x1 and x0.5 modes	2	5.5	8	ns
l _{inl}	Input current, feedback enabled, V _{il} = 0			50	μΑ
l _{inh}	Input current, feedback enabled, $V_{il} = V_{ih}$			- 50	μΑ

[†] This circuit is intended for series resonant fundamental mode operation.

[‡] Signal amplitude is dependent on the crystal and load used.



NOTE A: See Table 2 for value of Rd.

Figure 12. On-Chip Oscillator Circuit

clock circuit timing (continued)

The following tables define the timing requirements and switching characteristics for EXTCLK.

timing requirements for EXTCLK, all modes (see Figure 13 and Figure 14)

			MIN	MAX	UNIT
	Diag time EVTCLV	F = F _{max} , x0.5 and x1 modes		1	
^t r(EXTCLK)	Rise time, EXTCLK	F < F _{max}		4	ns
	F-II Co. FVTOLK	F = F _{max} , x0.5 and x1 modes		1	
tf(EXTCLK)	Fall time, EXTCLK	F < F _{max}		4	ns
		x5 mode	21		
tw(EXTCLKL)	Pulse duration, EXTCLK low	x1 mode	5.5		ns
,		x0.5 mode	4.0		
		x5 mode	21		
tw(EXTCLKH)	Pulse duration, EXTCLK high	x1 mode	5.5		ns
,		x0.5 mode	4.0		
		x5 PLL mode	40	60	
tdc(EXTCLK)	Duty cycle, EXTCLK [tw(EXTCLKH) / tc(H)]	x1 and x0.5 modes, F = max	45	55	%
,	, , , , , ,	x1 and x0.5 modes, F = 0 Hz	0	100	
		x5 mode	83.3	200	
	Cycle time, EXTCLK, VC33-120	x1 mode	16.7		
		x0.5 mode	10		
tc(EXTCLK)		x5 mode	66.7	200	ns
	Cycle time, EXTCLK, VC33-150	x1 mode	13.3		
		x0.5 mode	10		
		x5 mode	5	12	
_	Frequency range, 1/t _{C(EXTCLK)} , VC33-120	x1 mode	0	60	
		x0.5 mode	0	100	٦
F _{ext}		x5 mode	5	15	MHz
	Frequency range, 1/t _{C(EXTCLK)} , VC33-150	x1 mode	0	75	
	,	x0.5 mode	0	100	

switching characteristics for EXTCLK over recommended operating conditions, all modes (see Figure 13 and Figure 14)

	PARAMETER		MIN	TYP	MAX	UNIT	
V _{mid}	Mid-level, used to measure duty	cycle		0.5 * DV _{DD}			
,	Delay time, EXTCLK to H1 and	x1 mode	2	4.5	7		
td(EXTCLK-H)	H3	x0.5 mode	2	4.5	7	ns	
t _{r(H)}	Rise time, H1 and H3			3			
t _{f(H)}	Fall time, H1 and H3				3	ns	
t _{d(HL-HH)}	Delay time, from H1 low to H3 hi	gh or from H3 low to H1 high	-1.5		1.5	ns	
		x5 PLL mode		1/(5 * fext)			
t _C (H)	Cycle time, H1 and H3 x1 mode			1/fext		ns	
, ,		x0.5 mode			7		

clock circuit timing (continued)





Figure 13. Divide-By-Two Mode



NOTE A: EXTCLK is held low.

Figure 14. Divide-By-One Mode

memory read/write timing

The following tables define memory read/write timing parameters for STRB.

timing requirements for memory read/write[†] (see Figure 15, Figure 16, and Figure 17)

			'VC33-	3-120 'VC33-150			
			MIN	MAX	MIN	MAX	UNIT
t _{su(D-H1L)R}	Setup time, Data before H1 low (read)		5		5		ns
th(H1L-D)R	Hold time, Data after H1 low (read)		-1		-1		ns
t _{su} (RDY-H1H)	Setup time, RDY before H1 high		5		4		ns
th(H1H-RDY)	Hold time, RDY after H1 high		-1		-1		ns
td(A-RDY)	Delay time, Address valid to RDY			P-7‡		P-6 [‡]	ns
	Valid time, Data valid after address	0 wait state, C _L = 30 pF		9		6	ns
t _V (A-D)	PAGEx, or STRB valid	1 wait state		t _{c(H)} +9		t _{c(H)} +6	ns

[†] These timings assume a similar loading of 30 pF on all pins.

switching characteristics over recommended operating conditions for memory read/write[†] (see Figure 15, Figure 16, and Figure 17)

	DADAMETED	'VC33-	120	'VC33-	150	LINUT
	PARAMETER	MIN	MAX	MIN	MAX	UNIT
td(H1L-SL)	Delay time, H1 low to STRB low	-1	4	-1	3	ns
td(H1L-SH)	Delay time, H1 low to STRB high	-1	4	-1	3	ns
td(H1H-RWL)W	Delay time, H1 high to R/\overline{W} low (write)	-1	4	-1	3	ns
td(H1L-A)	Delay time, H1 low to address valid	-1	4	-1	3	ns
^t d(H1H-RWH)W	Delay time, H1 high to R/\overline{W} high (write)	-1	4	-1	3	ns
^t d(H1H-A)W	Delay time, H1 high to address valid on back-to-back write cycles (write)	-1	4	-1	3	ns
t _V (H1L-D)W	Valid time, Data after H1 low (write)		6		5	ns
th(H1H-D)W	Hold time, Data after H1 high (write)	0	5	0	5	ns

[†] These timings assume a similar loading of 30 pF on all pins.

Output load characteristics for high-speed and low-speed (low-noise) output buffers are shown in Figure 15. High-speed buffers are used on A0 – A23, PAGE0 – PAGE3, H1, H3, STRB, and R/W. All other outputs use the low-speed, (low-noise) output buffer.




Figure 15. Output Load Characteristics, Buffer Only



 $[\]ddagger P = t_{C(H)}/2$ (when duty cycle equals 50%).

memory read/write timing (continued)




Figure 16. Timing for Memory ($\overline{STRB} = 0$ and $\overline{PAGEx} = 0$) Read




Figure 17. Timing for Memory ($\overline{STRB} = 0$ and $\overline{PAGEx} = 0$) Write



XF0 and XF1 timing when executing LDFI or LDII

The following tables define the timing parameters for XF0 and XF1 during execution of LDFI or LDII.

timing requirements for XF0 and XF1 when executing LDFI or LDII (see Figure 18)

		'VC33-120	-120 'VC33-150	
		MIN MAX	MIN MAX	UNIT
t _{su(XF1-H1L)}	Setup time, XF1 before H1 low	5	4	ns
th(H1L-XF1)	Hold time, XF1 after H1 low	0	0	ns

switching characteristics over recommended operating conditions for XF0 and XF1 when executing LDFI or LDII (see Figure 18)

DADAMETED	'VC3	3-120	'VC33	3-150	
PARAMETER	MIN	MAX	MIN	MAX	UNIT
t _{d(H3H-XF0L)} Delay time, H3 high to XF0 low		4		3	ns




Figure 18. Timing for XF0 and XF1 When Executing LDFI or LDII

XF0 timing when executing STFI and STII[†]

The following table defines the timing parameters for the XF0 pin during execution of STFI or STII.

switching characteristics over recommended operating conditions for XF0 when executing STFI or STII (see Figure 19)

DADAMETED	'VC3	'VC33-120		'VC33-150	
PARAMETER	MIN	MAX	MIN	MAX	UNIT
t _{d(H3H-XF0H)} Delay time, H3 high to XF0 high [†]		4		3	ns

[†] XF0 is always set high at the beginning of the execute phase of the interlock-store instruction. When no pipeline conflicts occur, the address of the store is also driven at the beginning of the execute phase of the interlock-store instruction. However, if a pipeline conflict prevents the store from executing, the address of the store will not be driven until the store can execute.




Figure 19. Timing for XF0 When Executing an STFI or STII

XF0 and XF1 timing when executing SIGI

The following tables define the timing parameters for the XF0 and XF1 pins during execution of SIGI.

timing requirements for XF0 and XF1 when executing SIGI (see Figure 20)

		'VC33-120	'VC33-150	
		MIN MAX	MIN MAX	UNIT
t _{su(XF1-H1L)}	Setup time, XF1 before H1 low	5	4	ns
th(H1L-XF1)	Hold time, XF1 after H1 low	0	0	ns

switching characteristics over recommended operating conditions for XF0 and XF1 when executing SIGI (see Figure 20)

PARAMETER -		'VC33-120 'VC33-150				
		MIN	MAX	MIN	MAX	UNIT
td(H3H-XF0L)	Delay time, H3 high to XF0 low		4		3	ns
td(H3H-XF0H)	Delay time, H3 high to XF0 high		4		3	ns





Figure 20. Timing for XF0 and XF1 When Executing SIGI

loading when XF is configured as an output

The following table defines the timing parameter for loading the XF register when the XFx pin is configured as an output.

switching characteristics over recommended operating conditions for loading the XF register when configured as an output pin (see Figure 21)

	PARAMETER		'VC33-120 'V			
			MAX	MIN	MAX	UNIT
t _V (H3H-XF)	Valid time, XFx after H3 high		4		3	ns



NOTE A: OUTXFx represents either bit 2 or 6 of the IOF register.

Figure 21. Timing for Loading XF Register When Configured as an Output Pin

changing XFx from an output to an input


The following table defines the timing parameters for changing the XFx pin from an output pin to an input pin.

timing requirements for changing XFx from output to input mode (see Figure 22)

		'VC33-120		'VC33-150		
		MIN	MAX	MIN	MAX	UNIT
t _{su(XF-H1L)}	Setup time, XFx before H1 low	5		4		ns
th(H1L-XF)	Hold time, XFx after H1 low	0		0		ns

switching characteristics over recommended operating conditions for changing XFx from output to input mode (see Figure 22)

DADAMETED		-120	'VC33		
PARAMETER	MIN	MAX	MIN	MAX	UNIT
t _{dis(H3H-XF)} Disable time, XFx after H3 high		6		5	ns



NOTE A: Ī/OxFx represents either bit 1 or bit 5 of the IOF register, and INXFx represents either bit 3 or bit 7 of the IOF register.


Figure 22. Timing for Changing XFx From Output to Input Mode

changing XFx from an input to an output

The following table defines the timing parameter for changing the XFx pin from an input pin to an output pin.

switching characteristics over recommended operating conditions for changing XFx from input to output mode (see Figure 23)

		'VC33-120 'V		'VC3	3-150	
PARAMETER	MIN	MAX	MIN	MAX	UNIT	
td(H3H-XF)	Delay time, H3 high to XFx switching from input to output		4		3	ns



NOTE A: $\overline{1}$ /OxFx represents either bit 1 or bit 5 of the IOF register.

Figure 23. Timing for Changing XFx From Input to Output Mode

reset timing

RESET is an asynchronous input that can be asserted at any time during a clock cycle. If the specified timings are met, the exact sequence shown in Figure 24 occurs; otherwise, an additional delay of one clock cycle is possible.

The asynchronous reset signals include XF0/1, CLKX0, DX0, FSX0, CLKR0, DR0, FSR0, and TCLK0/1.

Resetting the device initializes the bus control register to seven software wait states and therefore results in slow external accesses until these registers are initialized.

HOLD is a synchronous input that can be asserted during reset. It can take nine CPU cycles before HOLDA is granted.

The following table defines the timing parameters for the RESET signal. The numbers shown in Figure 24 correspond with those in the NO. column of the following table.

timing requirements for RESET (see Figure 24)

		'VC33-120		'VC33		
			MAX	MIN	MAX	UNIT
t _{su(RESET-EXTCLKL)}	Setup time, RESET before EXTCLK low	6	P-7 [†]	5	P-7	ns
t _{su(RESETH-H1L)}	Setup time, RESET high before H1 low and after ten H1 clock cycles	6		5		ns

 $^{^{\}dagger}P = t_{c(EXTCLK)}$

switching characteristics over recommended operating conditions for RESET (see Figure 24)


	DADAMETER	'VC33-120		'VC33-150		LINUT
	PARAMETER		MAX	MIN	MAX	UNIT
td(EXTCLKH-H1H)	Delay time, EXTCLK high to H1 high	2	7	2	7	ns
td(EXTCLKH-H1L)	Delay time, EXTCLK high to H1 low	2	7	2	7	ns
td(EXTCLKH-H3L)	Delay time, EXTCLK high to H3 low	2	7	2	7	ns
td(EXTCLKH-H3H)	Delay time, EXTCLK high to H3 high	2	7	2	7	ns
tdis(H1H-DZ)	Disable time, Data (high impedance) from H1 high‡		7		6	ns
tdis(H3H-AZ)	Disable time, Address (high impedance) from H3 high		7		6	ns
td(H3H-CONTROLH)	Delay time, H3 high to control signals high		4		3	ns
td(H1H-RWH)	Delay time, H1 high to R/W high		4		3	ns
td(H1H-IACKH)	Delay time, H1 high to IACK high		4		3	ns
tdis(RESETL-ASYNCH)	Disable time, Asynchronous reset signals disabled (high impedance) from RESET low§		7		6	ns

[‡] High impedance for Dbus is limited to nominal bus keeper $Z_{OUT} = 15 \text{ k}\Omega$.



[§] Asynchronous reset signals include XF0/1, CLKX0, DX0, FSX0, CLKR0, DR0, FSR0, and TCLK0/1.

reset timing (continued)



NOTES: A. Clock circuit is configured in 'C31-compatible divide-by-2 mode. If configured for x1 mode, EXTCLK directly drives H3.

- B. Asynchronous reset signals include XF0/1, CLKX0, DX0, FSX0, CLKR0, DR0, FSR0, and TCLK0/1.
- C. RESET is a synchronous input that can be asserted at any point during a clock cycle. If the specified timings are met, the exact sequence shown occurs; otherwise, an additional delay of one clock cycle is possible.
- D. In microprocessor mode, the reset vector is fetched twice, with seven software wait states each time. In microcomputer mode, the reset vector is fetched twice, with no software wait states.
- E. The address and PAGE3-PAGE0 outputs are placed in a high-impedance state during reset requiring a nominal 10–22 kΩ pullup. If not, undesirable spurious reads can occur when these outputs are not driven.

Figure 24. RESET Timing



interrupt response timing

The following table defines the timing parameters for the INTx signals.

timing requirements for INT3-INT0 response (see Figure 25)

		'VC33-120			"			
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
tsu(INT-H1L)	Setup time, INT3-INT0 before H1 low	5			4			ns
th(H1L-INT)	Hold time, INT3-INT0 after H1 low			0			0	ns
tw(INT)	Pulse duration, interrupt to ensure only one interrupt	P+5 [†]	1.5P	2P-5 [†]	P+5 [†]	1.5P	2P-5†	ns

 $[\]overline{\dagger}P = t_{C(H)}$

The interrupt (INTx) pins are synchronized inputs that can be asserted at any time during a clock cycle. The TMS320C3x interrupts are selectable as level- or edge-sensitive. Interrupts are detected on the falling edge of H1. Therefore, interrupts must be set up and held to the falling edge of the internal H1 for proper detection. The CPU and DMA respond to detected interrupts on instruction-fetch boundaries only.

For the processor to recognize only one interrupt when level mode is selected, an interrupt pulse must be set up and held such that a logic-low condition occurs for:


- A minimum of one H1 falling edge
- No more than two H1 falling edges
- Interrupt sources whose edges cannot be guaranteed to meet the H1 falling edge setup and hold times must be further restriced in pulse width as defined by t_{w(INT)} (parameter 51) in the table above.

When EDGEMODE=1, the falling edge of the INT0-INT3 pins are detected using synchronous logic (see Figure 7). The pulse low and high time should be two CPU clocks or greater.

The TMS320C3x can set the interrupt flag from the same source as quickly as two H1 clock cycles after it has been cleared.

If the specified timings are met, the exact sequence shown in Figure 25 occurs; otherwise, an additional delay of one clock cycle is possible.

interrupt response timing (continued)



[†] Falling edge of H1 just detects INTx falling edge.

Figure 25. INT3-INT0 Response Timing

[‡] Falling edge of H1 detects second INTx low, however flag clear takes precedence.

[§] Nominal width.

 $[\]P$ Falling edge of H1 misses previous $\overline{\text{INTx}}$ low as $\overline{\text{INTx}}$ rises.

interrupt-acknowledge timing

The IACK output goes active on the first half-cycle (HI rising) of the decode phase of the IACK instruction and goes inactive at the first half-cycle (HI rising) of the read phase of the IACK instruction.

The following table defines the timing parameters for the IACK signal. The numbers shown in Figure 26 correspond with those in the NO. column of the table below.

NOTE: The IACK instruction can be executed at anytime to signal an event. It is most often used within an interrupt routine to signal which interrupt has occurred.

switching characteristics over recommended operating conditions for IACK (see Figure 26)

PARAMETER -		'VC33-120		'VC33-150		
		MIN	MAX	MIN	MAX	UNIT
td(H1H-IACKL)	Delay time, H1 high to IACK low	-1	4	-1	3	ns
td(H1H-IACKH)	Delay time, H1 high to IACK high	-1	4	-1	3	ns




Figure 26. Interrupt Acknowledge (IACK) Timing

serial-port timing parameters

The following tables define the timing parameters for the serial port.

timing requirements (see Figure 27 and Figure 28)

_		_	MIN	MAX	UNIT
	0.1.1. 0.107/2	CLKX/R ext	t _{C(H)} * 2.6		
t _c (SCK)	Cycle time, CLKX/R	CLKX/R int	t _{C(H)} * 4 [†]	^t c(H) * 2 ¹⁶	ns
	B. I. I. C. CHAY/B. I. I. II	CLKX/R ext	t _{c(H)} + 5		
tw(SCK)	Pulse duration, CLKX/R high/low	CLKX/R int	[t _C (SCK)/2] - 4	$[t_{C(SCK)}/2] + 4$	ns
tr(SCK)	Rise time, CLKX/R			3	ns
tf(SCK)	Fall time, CLKX/R			3	ns
		CLKR ext	4		
tsu(DR-CLKRL)	Setup time, DR before CLKR low	CLKR int	5		ns
		CLKR ext	3		
th(CLKRL-DR)	Hold time, DR after CLKR low	CLKR int	0		ns
	0	CLKR ext	4		
tsu(FSR-CLKRL)	Setup time, FSR before CLKR low	CLKR int	5		ns
_		CLKX/R ext	3		
^t h(SCKL-FS)	Hold time, FSX/R input after CLKX/R low	CLKX/R int	0		ns
		CLKX ext	$-[t_{C(H)} - 6]$	[t _C (SCK)/2] - 6	
su(FSX-CLKX)	Setup time, external FSX before CLKX	CLKX int	-[t _{C(H)} - 10]	t _C (SCK)/2	ns

[†] A cycle time of $t_{C(H)}^*$ 2 is possible when the device is operated at lower CPU frequencies. See the *TMS320VC33 Silicon Update* (literature number SPRZ176) for further details.


switching characteristics over recommended operating conditions (see Figure 27 and Figure 28)

	PARAMETER		MIN	MAX	UNIT
td(H1H-SCK)	Delay time, H1 high to internal CLKX/R			4	ns
	Delevities OHKV to DV well-t	CLKX ext		6	
t _d (CLKX-DX) Delay time, CLKX to DX valid		CLKX int		5	ns
Delay time CLIVY to internal FSV high/lay		CLKX ext		5	
td(CLKX-FSX) Delay time, CLKX to internal FSX high/low	CLKX int		4	ns	
	Delay time, CLKX to first DX bit, FSX precedes CLKX	CLKX ext		5	
td(CLKX-DX)V	high	CLKX int		4	ns
t _d (FSX-DX)V Delay time, FSX to first DX bit, CLKX precedes FSX			6	ns	
t _{dis(CLKX-DXZ)} Disable time, DX high impedance following last data bit from CLKX high			6	ns	

data-rate timing modes

Unless otherwise indicated, the data-rate timings shown in Figure 27 and Figure 28 are valid for all serial-port modes, including handshake. For a functional description of serial-port operation, see the *TMS320C3x User's Guide* (literature number SPRU031).

The serial-port timing parameters are defined in the preceding "serial-port timing parameters" tables. The numbers shown in Figure 27 and Figure 28 correspond with those in the NO. column of each table.



- NOTES: A. Timing diagrams show operations with CLKXP = CLKRP = FSXP = FSRP = 0.
 - B. Timing diagrams depend on the length of the serial-port word, where n = 8, 16, 24, or 32 bits, respectively.




Figure 27. Fixed Data-Rate Mode Timing

- NOTES: A. Timing diagrams show operation with CLKXP = CLKRP = FSXP = FSRP = 0.
 - B. Timing diagrams depend on the length of the serial-port word, where n = 8, 16, 24, or 32 bits, respectively.
 - C. The timings that are not specified expressly for the variable data-rate mode are the same as those that are specified for the fixed data-rate mode.

Figure 28. Variable Data-Rate Mode Timing



TMS320VC33 DIGITAL SIGNAL PROCESSOR

SPRS087B - FEBRUARY 1999 - REVISED JULY 2000

HOLD timing

HOLD is a synchronous input that can be asserted at any time during a clock cycle. If the specified timings are met, the exact sequence shown in Figure 29 and Figure 30 occurs; otherwise, an additional delay of one clock cycle is possible.

The table, "timing parameters for HOLD/HOLDA", defines the timing parameters for the HOLD and HOLDA signals. The numbers shown in Figure 29 and Figure 30 correspond with those in the NO. column of the table.

The NOHOLD bit of the primary-bus control register overrides the HOLD signal. When this bit is set, the device comes out of hold and prevents future hold cycles.

Asserting HOLD prevents the processor from accessing the primary bus. Program execution continues until a read from or a write to the primary bus is requested. In certain circumstances, the first write is pending, thus allowing the processor to continue (internally) until a second external write is encountered.

Figure 29, Figure 30, and the accompaning timings are for a zero wait-state bus configuration. Since HOLD is internally captured by the CPU on the H1 falling edge one cycle before the present cycle is terminated, the minimum HOLD width for any bus configuration is, therefore, WTCNT+3. Also, HOLD should not be deasserted before HOLDA has been active for at least one cycle.


timing requirements for HOLD/HOLDA (see Figure 29 and Figure 30)

		'VC33-1	20	'VC33-1	50	
		MIN	MAX	MIN	MAX	UNIT
t _{su(HOLD-H1L)}	Setup time, HOLD before H1 low	4		3		ns
tw(HOLD)	Pulse duration, HOLD low	3t _{c(H)}		3t _{c(H)}		ns

switching characteristics over recommended operating conditions for HOLD/HOLDA (see Figure 29 and Figure 30)


DADAMETED		'VC33-	120	'VC33-1	50	LINIT
	PARAMETER			MIN	MAX	UNIT
t _V (H1L-HOLDA)	Valid time, HOLDA after H1 low	-1	4	-1	3	ns
tw(HOLDA)	Pulse duration, HOLDA low	2t _{C(H)} - 4		2t _{C(H)} - 4		ns
td(H1L-SH)H	Delay time, H1 low to STRB high for a HOLD	-1	4	-1	3	ns
tdis(H1L-S)	Disable time, STRB to the high-impedance state from H1 low		5		4	ns
ten(H1L-S)	Enable time, STRB enabled (active) from H1 low		5		5	ns
tdis(H1L-RW)	Disable time, $R\overline{W}$ to the high-impedance state from H1 low		5		4	ns
ten(H1L-RW)	Enable time, R/W enabled (active) from H1 low		5		5	ns
tdis(H1L-A)	Disable time, Address to the high-impedance state from H1 low		5		4	ns
ten(H1L-A)	Enable time, Address enabled (valid) from H1 low		5		5	ns
^t dis(H1H-D)	Disable time, Data to the high-impedance state from H1 high		5		4	ns

HOLD timing (continued)



NOTE A: HOLDA goes low in response to HOLD going low and continues to remain low until one H1 cycle after HOLD goes back high.

Figure 29. Timing for HOLD/HOLDA (After Write)



NOTE A: HOLDA goes low in response to HOLD going low and continues to remain low until one H1 cycle after HOLD goes back high.

Figure 30. Timing for HOLD/HOLDA (After Read)



general-purpose I/O timing

Peripheral pins include CLKX0, CLKR0, DX0, DR0, FSX0, FSR0, and TCLK0/1. The contents of the internal control registers associated with each peripheral define the modes for these pins.

peripheral pin I/O timing

The following table shows the timing parameters for changing the peripheral pin from a general-purpose output pin to a general-purpose input pin and vice versa.

timing requirements for peripheral pin general-purpose I/O (see Note 1, Figure 31, and Figure 32)


		'VC3	3-120	'VC33	3-150	LINUT
		MIN	MAX	MIN	MAX	UNIT
tsu(GPIO-H1L)	Setup time, general-purpose input before H1 low	4		3		ns
th(H1L-GPIO)	Hold time, general-purpose input after H1 low	0		0		ns

NOTE 1: Peripheral pins include CLKX0, CLKR0, DX0, DR0, FSX0, FSR0, and TCLK0/1. The modes of these pins are defined by the contents of internal-control registers associated with each peripheral.

switching characteristics over recommended operating conditions for peripheral pin general-purpose I/O (see Note 1, Figure 31, and Figure 32)

DADAMETED		'VC33	3-120	'VC33	LINUT	
	PARAMETER			MIN	MAX	UNIT
td(H1H-GPIO)	Delay time, H1 high to general-purpose output		5		4	ns
tdis(H1H)	Disable time, general-purpose output from H1 high		7		5	ns

NOTE 1: Peripheral pins include CLKX0, CLKR0, DX0, DR0, FSX0, FSR0, and TCLK0/1. The modes of these pins are defined by the contents of internal-control registers associated with each peripheral.




NOTE A: Peripheral pins include CLKX0, CLKR0, DX0, DR0, FSX0, FSR0, and TCLK0/1.

Figure 31. Change of Peripheral Pin From General-Purpose Output to Input Mode Timing



peripheral pin I/O timing (continued)



NOTE A: Peripheral pins include CLKX0, CLKR0, DX0, DR0, FSX0, FSR0, and TCLK0/1.

Figure 32. Change of Peripheral Pin From General-Purpose Input to Output Mode Timing

timer pin timing

Valid logic-level periods and polarity are specified by the contents of the internal control registers. The following tables define the timing parameters for the timer pin.

timing requirements for timer pin (see Figure 33 and Figure 34)

	'VC	33-120	,	VC33-150	LINUT	
	MIN	MAX	MIN	MAX	UNIT	
t _{Su(TCLK-H1L)} † Setup time, TCLK external before H1 low	4		3		ns	
th(H1L-TCLK) [†] Hold time, TCLK external after H1 low	0		0		ns	

[†] These requirements are applicable for a synchronous input clock.

switching characteristics over recommended operating conditions for timer pin (see Figure 33 and Figure 34)

	DADAMETED			3-120	'VC3	UNIT		
PARAMETER			MIN	MAX	MIN	MAX	UNII	
td(H1H-TCLK)	Delay time, H1 high to valid	CLK internal		4		3	ns	
. +	Outle flage TOUK	TCLK ext	t _{C(H)} * 2.6		t _{C(H)} * 2.6			
t _C (TCLK) [‡]	Cycle time, TCLK	TCLK int	t _{c(H)} * 2	t _{c(H)} * 2 ³²	t _{c(H)} * 2	t _{c(H)} * 2 ³²	ns	
t (70110 [‡]	Pulse duration, TCLK	TCLK ext	t _{c(H)} + 6		t _{c(H)} + 5		ns	
tw(TCLK) [‡]	ruise duration, TCLN	TCLK int	[t _{C(TCLK)} /2] - 4	[t _{C(TCLK)} /2] + 4	[t _{C(TCLK)} /2] - 4	$[t_{C(TCLK)}/2] + 4$	115	

[‡]These parameters are applicable for an asynchronous input clock.




Figure 33. Timer Pin Timing, Input




Figure 34. Timer Pin Timing, Output




SHZ pin timing

The following table defines the timing parameter for the SHZ pin.

switching characteristics over recommended operating conditions for SHZ (see Figure 35)

	PARAMETER	MIN	MAX	UNIT
tdis(SHZ)	Disable time, SHZ low to all outputs, I/O pins disabled (high impedance)	0	8	ns




NOTE A: Enabling \overline{SHZ} destroys TMS320VC33 register and memory contents. Assert \overline{SHZ} = 1 and reset the TMS320VC33 to restore it to a known condition.

Figure 35. Timing for SHZ

MECHANICAL DATA

PGE (S-PQFP-G144)

PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-026

Thermal Resistance Characteristics

PARAMETER	°C/W
R_{\ThetaJA}	56
R _⊖ JC	5



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated