

# TLV5610, TLV5608, TLV5629

## 8-CHANNEL, 12-/10-/8-BIT, 2.7-V TO 5.5-V LOW POWER DIGITAL-TO-ANALOG CONVERTERS WITH POWER DOWN

SLAS268C – MAY 2000 – REVISED DECEMBER 2000


### features

- Eight Voltage Output DACs in One Package
  - TLV5610 . . . 12-Bit
  - TLV5608 . . . 10-Bit
  - TLV5629 . . . 8-Bit
- Programmable Settling Time vs Power Consumption
  - 1  $\mu$ s in Fast Mode
  - 3  $\mu$ s in Slow Mode
- Compatible With TMS320 and SPI Serial Ports
- Monotonic Over Temperature
- Low Power Consumption:
  - 18 mW in Slow Mode at 3 V
  - 48 mW in Fast Mode at 3 V
- Power Down Mode
- Buffered, High Impedance Reference Inputs
- Data Output for Daisy Chaining

### applications

- Digital Servo Control Loops
- Digital Offset and Gain Adjustment
- Industrial Process Control
- Machine and Motion Control Devices
- Mass Storage Devices

DW OR PW PACKAGE  
(TOP VIEW)



### description

The TLV5610, TLV5608, and TLV5629 are pin compatible eight channel 12-/10-/8-bit voltage output DACs each with a flexible serial interface. The serial interface allows glueless interface to TMS320 and SPI, QSPI, and Microwire serial ports. It is programmed with a 16-bit serial string containing 4 control and 12 data bits.

Additional features are a power-down mode, an  $\overline{\text{LDAC}}$  input for simultaneous update of all eight DAC outputs, and a data output which can be used to cascade multiple devices.

The resistor string output voltage is buffered by a rail-to-rail output amplifier with a programmable settling time to allow the designer to optimize speed vs power dissipation. The buffered, high-impedance reference input can be connected to the supply voltage.

Implemented with a CMOS process, the DACs are designed for single supply operation from 2.7 V to 5.5 V. The devices are available in 20 pin SOIC and TSSOP packages.

AVAILABLE OPTIONS

T <sub>A</sub>	PACKAGE		
	SOIC (DW)	TSSOP (PW)	RESOLUTION
–40°C to 85°C	TLV5610DW	TLV5610IPW	12
	TLV5608DW	TLV5608IPW	10
	TLV5629DW	TLV5629IPW	8



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS  
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


Copyright © 2000, Texas Instruments Incorporated

# TLV5610, TLV5608, TLV5629

## 8-CHANNEL, 12-/10-/8-BIT, 2.7-V TO 5.5-V LOW POWER DIGITAL-TO-ANALOG CONVERTERS WITH POWER DOWN

SLAS268C – MAY 2000 – REVISED DECEMBER 2000

### functional block diagram



### Terminal Functions

TERMINAL NAME	NO.	I/O	DESCRIPTION
AGND	10	P	Analog ground
AV <sub>DD</sub>	11	P	Analog power supply
DGND	1	P	Digital ground
DIN	2	I	Digital serial data input
DOUT	19	O	Digital serial data output
DV <sub>DD</sub>	20	P	Digital power supply
FS	4	I	Frame sync input
LDAC	18	I	Load DAC. The DAC outputs are only updated, if this signal is low. It is an asynchronous input.
MODE	17	I	DSP/μC mode pin. High = μC mode, NC = DSP mode.
PRE	5	I	Preset input
REF	16	I	Voltage reference input
SCLK	3	I	Serial clock input
OUTA–OUTH	12–15, 6–9	O	DAC outputs A, B, C, D, E, F, G and H

**TLV5610, TLV5608, TLV5629**  
**8-CHANNEL, 12-/10-/8-BIT, 2.7-V TO 5.5-V LOW POWER DIGITAL-TO-ANALOG**  
**CONVERTERS WITH POWER DOWN**

SLAS268C – MAY 2000 – REVISED DECEMBER 2000

**absolute maximum ratings over operating free-air temperature (unless otherwise noted)<sup>†</sup>**

Supply voltage, (AV <sub>DD</sub> , DV <sub>DD</sub> to GND)	7 V
Reference input voltage range	– 0.3 V to AV <sub>DD</sub> + 0.3
Digital input voltage range	– 0.3 V to DV <sub>DD</sub> + 0.3
Operating free-air temperature range, T <sub>A</sub>	–40°C to 85°C
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

<sup>†</sup> Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

**recommended operating conditions**

		MIN	TYP	MAX	UNIT
Supply voltage, AV <sub>DD</sub> , DV <sub>DD</sub>	5-V operation	4.5	5	5.5	V
	3-V operation	2.7	3	3.3	V
High level digital input, V <sub>IH</sub>	DV <sub>DD</sub> = 2.7 V to 5.5 V	2			V
Low level digital input, V <sub>IL</sub>	DV <sub>DD</sub> = 2.7 V to 5.5 V			0.8	V
Reference voltage, V <sub>ref</sub>	AV <sub>DD</sub> = 5 V	GND	4.096	AV <sub>DD</sub>	V
	AV <sub>DD</sub> = 3 V	GND	2.048	AV <sub>DD</sub>	
Load resistance, R <sub>L</sub>		2			kΩ
Load capacitance, C <sub>L</sub>				100	pF
Clock frequency, f <sub>CLK</sub>				30	MHz
Operating free-air temperature, T <sub>A</sub>		–40		85	°C

**electrical characteristics over recommended operating conditions (unless otherwise noted)**

**power supply**

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>DD</sub> Power supply current	No load, V <sub>ref</sub> = 4.096 V, All inputs = DV <sub>DD</sub> or GND		16	21	mA
			6	8	
Power-down supply current			0.1		μA
POR Power on threshold			2		V
PSRR Power supply rejection ratio	Full scale, See Note 1		–60		dB

NOTE 1: Power supply rejection ratio at full scale is measured by varying AV<sub>DD</sub> and is given by:

$$PSRR = 20 \log [(E_G(AV_{DDmax}) - E_G(AV_{DDmin})) / V_{DDmax}]$$

# TLV5610, TLV5608, TLV5629

## 8-CHANNEL, 12-/10-/8-BIT, 2.7-V TO 5.5-V LOW POWER DIGITAL-TO-ANALOG CONVERTERS WITH POWER DOWN

SLAS268C – MAY 2000 – REVISED DECEMBER 2000

**electrical characteristics over recommended operating conditions (unless otherwise noted)**  
(continued)

### static DAC specifications

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
Resolution	TLV5610			12		Bits	
	TLV5608			10			
	TLV5629			8			
INL      Integral nonlinearity	TLV5610	V <sub>ref</sub> = 2 V, 4 V	Code 40 to 4095	±2	±6	LSB	
	TLV5608		Code 20 to 1023	±0.5	±2		
	TLV5629		Code 6 to 255	±0.3	±1		
DNL      Differential nonlinearity	TLV5610	V <sub>ref</sub> = 2 V, 4 V	Code 40 to 4095	±0.5	±1	LSB	
	TLV5608		Code 20 to 1023	±0.1	±1		
	TLV5629		Code 6 to 255	±0.1	±1		
E <sub>ZS</sub>	Zero scale error (offset error at zero scale)				±30		mV
E <sub>ZS</sub> TC	Zero scale error temperature coefficient				30		μV/°C
E <sub>G</sub>	Gain error				±0.6		%Full Scale V
E <sub>G</sub> TC	Gain error temperature coefficient				10		ppm/°C

### output specifications

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>O</sub>	Voltage output range	$R_L = 10\text{ k}\Omega$	0		$AV_{DD} - 0.4$	V
	Output load regulation accuracy	$R_L = 2\text{ k}\Omega$ vs $10\text{ k}\Omega$			$\pm 0.3$	%Full Scale V

### reference input

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
V <sub>I</sub>	Input voltage range			0		$AV_{DD}$	V
R <sub>I</sub>	Input resistance				100		k $\Omega$
C <sub>i</sub>	Input capacitance				5		pF
Reference input bandwidth	$V_{ref} = 0.4 V_{pp} + 2.048\text{ Vdc}$ , Input code = 0x800	Fast			2.2		MHz
		Slow			1.9		MHz
Reference feedthrough	$V_{ref} = 2 V_{pp}$ at 1 kHz + 2.048 Vdc (see Note 2)				-84		dB

NOTE 2: Reference feedthrough is measured at the DAC output with an input code = 0x000.

### digital inputs

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>IH</sub>	High-level digital input current	$V_I = DV_{DD}$			1	$\mu\text{A}$
I <sub>IL</sub>	Low-level digital input current	$V_I = 0\text{ V}$	-1			$\mu\text{A}$
C <sub>i</sub>	Input capacitance			8		pF

### digital output

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>OH</sub>	High-level digital output voltage	$R_L = 10\text{ k}\Omega$	2.6			V
V <sub>OL</sub>	Low-level digital output voltage	$R_L = 10\text{ k}\Omega$			0.4	V
	Output voltage rise time	$R_L = 10\text{ k}\Omega$ , $C_L = 20\text{ pF}$ , Includes propagation delay		7	20	ns



**TLV5610, TLV5608, TLV5629**  
**8-CHANNEL, 12-/10-/8-BIT, 2.7-V TO 5.5-V LOW POWER DIGITAL-TO-ANALOG**  
**CONVERTERS WITH POWER DOWN**

SLAS268C – MAY 2000 – REVISED DECEMBER 2000

**electrical characteristics over recommended operating conditions (unless otherwise noted)**  
**(continued)**

**analog output dynamic performance**

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
t <sub>s</sub> (FS)	Output settling time, full scale	R <sub>L</sub> = 10 kΩ,	C <sub>L</sub> = 100 pF, See Note 3	Fast	1	3	μs
				Slow	3	7	
t <sub>s</sub> (CC)	Output settling time, code to code	R <sub>L</sub> = 10 kΩ,	C <sub>L</sub> = 100 pF, See Note 4	Fast	0.5	1	μs
				Slow	1	2	
SR	Slew rate	R <sub>L</sub> = 10 kΩ,	C <sub>L</sub> = 100 pF, See Note 5	Fast	4	10	V/μs
				Slow	1	3	
Glitch energy		See Note 6		4			nV–s
Channel crosstalk		10 kHz sine, 4 V <sub>pp</sub>		–90			dB

- NOTES: 3. Settling time is the time for the output signal to remain within  $\pm 0.5$  LSB of the final measured value for a digital input code change of 0x80 to 0xFFFF and 0xFFFF to 0x080 respectively. Assured by design; not tested.
4. Settling time is the time for the output signal to remain within  $\pm 0.5$  LSB of the final measured value for a digital input code change of one count. The max time applies to code changes near zero scale or full scale. Assured by design; not tested.
5. Slew rate determines the time it takes for a change of the DAC output from 10% to 90% full scale voltage.
6. Code transition: TLV5610 – 0x7FF to 0x800, TLV5608 – 0x7FC to 0x800, TLV5629 – 0x7F0 to 0x800.

**digital input timing requirements**

PARAMETER	MIN	TYP	MAX	UNIT
$t_{su(FS-CK)}$ Setup time, FS low before first negative SCLK edge	8			ns
$t_{su(C16-FS)}$ Setup time, 16 <sup>th</sup> negative edge after FS low on which bit D0 is sampled before rising edge of FS. $\mu\text{C}$ mode only	10			ns
$t_{wL(LDAC)}$ LDAC duration low	10			ns
$t_{wH}$ SCLK pulse duration high	16			ns
$t_{wL}$ SCLK pulse duration low	16			
$t_{su(D)}$ Setup time, data ready before SCLK falling edge	8			ns
$t_h(D)$ Hold time, data held valid after SCLK falling edge	5			ns
$t_{wH(FS)}$ FS duration high	10			ns
$t_{wL(FS)}$ FS duration low	10			ns
$t_s$ Settling time	See AC specs			



# TLV5610, TLV5608, TLV5629

## 8-CHANNEL, 12-/10-/8-BIT, 2.7-V TO 5.5-V LOW POWER DIGITAL-TO-ANALOG CONVERTERS WITH POWER DOWN

SLAS268C – MAY 2000 – REVISED DECEMBER 2000

### TYPICAL CHARACTERISTICS




Figure 1




Figure 2




Figure 3




Figure 4

## TYPICAL CHARACTERISTICS

TLV5610  
INTEGRAL NONLINEARITY  
vs  
CODE




Figure 5

TLV5610  
DIFFERENTIAL NONLINEARITY  
vs  
CODE





Figure 6


**TLV5610, TLV5608, TLV5629**  
**8-CHANNEL, 12-/10-/8-BIT, 2.7-V TO 5.5-V LOW POWER DIGITAL-TO-ANALOG**  
**CONVERTERS WITH POWER DOWN**

SLAS268C – MAY 2000 – REVISED DECEMBER 2000

**TYPICAL CHARACTERISTICS**



**Figure 7**



**Figure 8**



## TYPICAL CHARACTERISTICS

TLV5629  
INTEGRAL NONLINEARITY  
vs  
CODE




Figure 9

TLV5629  
DIFFERENTIAL NONLINEARITY  
vs  
CODE





Figure 10


**TLV5610, TLV5608, TLV5629**  
**8-CHANNEL, 12-/10-/8-BIT, 2.7-V TO 5.5-V LOW POWER DIGITAL-TO-ANALOG**  
**CONVERTERS WITH POWER DOWN**

SLAS268C – MAY 2000 – REVISED DECEMBER 2000

**PARAMETER MEASUREMENT INFORMATION**



**Figure 11. Serial Interface Timing**



**Figure 12. Output Timing**

## APPLICATION INFORMATION

### general function

The TLV5610, TLV5608, and TLV5629 are 8-channel, 12-bit, single supply DACs, based on a resistor string architecture. They consist of a serial interface, a speed and power-down control logic, a reference input buffer, a resistor string, and a rail-to-rail output buffer.

The output voltage (full scale determined by external reference) for each channel is given by:

$$V_{OUT} = V_{REF} \frac{CODE}{0x1000} [V]$$


where REF is the reference voltage and CODE is the digital input value. The input range is 0x000 to 0xFFF for the TLV5610, 0x000 to 0xFFC for the TLV5608, and 0x000 to 0xFF0 for the TLV5629. A power on reset initially puts the internal latches to a defined state (all bits zero).

### serial interface


A falling edge of FS starts shifting the data on DIN starting with the MSB to the internal register on the falling edges of SCLK. After 16 bits have been transferred, the content of the shift register is moved to one of the DAC holding registers depending on the address bits within the data word. A logic 0 on the  $\overline{LDAC}$  pin is required to transfer the content of the DAC holding register to the DAC latch and to update the DAC outputs.  $\overline{LDAC}$  is an asynchronous input. It can be held low if a simultaneous update of all eight channels is not needed.

For daisy-chaining, DOUT provides the data sampled on DIN with a delay of 16 clock cycles.

#### DSP Mode:



#### μC Mode:



Difference between DSP mode (MODE = N.C. or 0) and μC (MODE = 1) mode:

- In μC mode FS needs to be held low until all 16 data bits have been transferred. If FS is driven high before the 16<sup>th</sup> falling clock edge the data transfer is cancelled. The DAC is updated after a rising edge on FS.
- In DSP mode FS only needs to stay low for 20 ns and can go high before the 16<sup>th</sup> falling clock edge.

# TLV5610, TLV5608, TLV5629

## 8-CHANNEL, 12-/10-/8-BIT, 2.7-V TO 5.5-V LOW POWER DIGITAL-TO-ANALOG CONVERTERS WITH POWER DOWN

SLAS268C – MAY 2000 – REVISED DECEMBER 2000

### APPLICATION INFORMATION

#### serial clock frequency and update rate

The maximum serial clock frequency is given by:

$$f_{\text{sclkmax}} = \frac{1}{t_{\text{whmin}} + t_{\text{wlmin}}} = 30 \text{ MHz}$$

The maximum update rate is:

$$f_{\text{updatemax}} = \frac{1}{16 (t_{\text{whmin}} + t_{\text{wlmin}})} = 1.95 \text{ MHz}$$

Note, that the maximum update rate is just a theoretical value for the serial interface, as the settling time of the DAC has to be considered also.

#### data format

The 16 bit data word consists of two parts:

- Address bits (D15...D12)
- Data bits (D11...D0)

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
A3	A2	A1	A0	Data											

Ax: Address bits. See table.

#### register map

A3	A2	A1	A0	FUNCTION
0	0	0	0	DAC A
0	0	0	1	DAC B
0	0	1	0	DAC C
0	0	1	1	DAC D
0	1	0	0	DAC E
0	1	0	1	DAC F
0	1	1	0	DAC G
0	1	1	1	DAC H
1	0	0	0	CTRL0
1	0	0	1	CTRL1
1	0	1	0	Preset
1	0	1	1	Reserved
1	1	0	0	DAC A and $\overline{B}$
1	1	0	1	DAC C and $\overline{D}$
1	1	1	0	DAC E and $\overline{F}$
1	1	1	1	DAC G and $\overline{H}$

## APPLICATION INFORMATION

### DAC A–H and two-channel registers

Writing to DAC A–H sets the output voltage of channel A–H. It is possible to automatically generate the complement of one channel by writing to one of the four two-channel registers (DAC A and  $\bar{B}$  etc.).

The TLV5610 decodes all 12 data bits. The TLV5608 decodes D11 to D2 (D1 and D0 are ignored). The TLV5629 decodes D11 to D4 (D3 to D0 are ignored).

### Preset

The outputs of all DAC channels can be driven to a predefined value stored in the Preset register by driving the  $\overline{PRE}$  input low. The  $\overline{PRE}$  input is asynchronous to the clock.

#### CTRL0

D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
X	X	X	X	X	X	X	PD	DO	X	X	IM

PD : Full device power down      0 = normal      1 = power down  
 DO : Digital output enable      0 = disable      1 = enable  
 IM : Input mode      0 = straight binary      1 = twos complement  
 X : Reserved

If DOUT is enabled, the data input on DIN is output on DOUT with a 16 cycle delay. That makes it possible to daisy-chain multiple DACs on one serial bus.

#### CTRL1

D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
X	X	X	X	P <sub>GH</sub>	P <sub>EF</sub>	P <sub>CD</sub>	P <sub>AB</sub>	S <sub>GH</sub>	S <sub>EF</sub>	S <sub>CD</sub>	S <sub>AB</sub>

P<sub>XY</sub> : Power Down DAC<sub>XY</sub>      0 = normal      1 = power down  
 S<sub>XY</sub> : Speed DAC<sub>XY</sub>      0 = slow      1 = fast  
 XY : DAC pair AB, CD, EF or GH

In power-down mode, the amplifiers of the selected DAC pair within the device are disabled and the total power consumption of the device is significantly reduced. Power-down mode of a specific DAC pair can be selected by setting the PXY bit within the data word to 1.


There are two settling time modes: fast and slow. Fast mode of a DAC pair is selected by setting S<sub>XY</sub> to 1 and slow mode is selected by setting S<sub>XY</sub> to 0.

## MECHANICAL DATA

DW (R-PDSO-G\*\*)

PLASTIC SMALL-OUTLINE PACKAGE

16 PINS SHOWN



- NOTES: A. All linear dimensions are in inches (millimeters).  
 B. This drawing is subject to change without notice.  
 C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).  
 D. Falls within JEDEC MS-013


TLV5610, TLV5608, TLV5629  
**8-CHANNEL, 12-/10-/8-BIT, 2.7-V TO 5.5-V LOW POWER DIGITAL-TO-ANALOG  
 CONVERTERS WITH POWER DOWN**  
 SLAS268C – MAY 2000 – REVISED DECEMBER 2000

**MECHANICAL DATA**

**PW (R-PDSO-G\*\*)**

**PLASTIC SMALL-OUTLINE PACKAGE**

**14 PINS SHOWN**



- NOTES: A. All linear dimensions are in millimeters.  
 B. This drawing is subject to change without notice.  
 C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.  
 D. Falls within JEDEC MO-153

## IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, license, warranty or endorsement thereof.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations and notices. Representation or reproduction of this information with alteration voids all warranties provided for an associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Resale of TI's products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Also see: Standard Terms and Conditions of Sale for Semiconductor Products. [www.ti.com/sc/docs/stdterms.htm](http://www.ti.com/sc/docs/stdterms.htm)

### Mailing Address:

Texas Instruments  
Post Office Box 655303  
Dallas, Texas 75265