







SLOS378 - SEPTEMBER 2001

## FAMILY OF MICROPOWER RAIL-TO-RAIL OUTPUT OPERATIONAL AMPLIFIERS

### **FEATURES**

- BiMOS Rail-to-Rail Output
- Input Bias Current . . . 1 pA
- High Wide Bandwidth . . . 160 kHz
- High Slew Rate . . . 0.1 V/μs
- Supply Current . . . 7 μA (per channel)
- Input Noise Voltage . . . 89 nV/√Hz
- Supply Voltage Range . . . 2.7 V to 16 V
- Specified Temperature Range
  - -40°C to 125°C . . . Industrial Grade
  - 0°C to 70°C . . . Commercial Grade
- Ultra-Small Packaging
  - 5 Pin SOT-23 (TLV27L1)
  - 8 Pin MSOP (TLV27L2)

### **APPLICATIONS**

- Portable Medical
- Power Monitoring
- Low Power Security Detection Systems
- Smoke Detectors

### DESCRIPTION

The TLV27Lx single supply operational amplifiers provide rail-to-rail output capability. The TLV27Lx takes the minimum operating supply voltage down to 2.7 V over the extended industrial temperature range, while adding the rail-to-rail output swing feature. The TLV27Lx also provides 160-kHz bandwidth from only 7  $\mu$ A. The maximum recommended supply voltage is 16 V, which allows the devices to be operated from (±8-V supplies down to ±1.35 V) two rechargeable cells.

The rail-to-rail outputs make the TLV27Lx good upgrades for the TLC27Lx family—offering more bandwidth at a lower quiescent current. The TLV27Lx offset voltage is equal to that of the TLC27LxA variant. Their cost effectiveness makes them a good alternative to the TLC/V225x, where offset and noise are not of premium importance.

The TLV27L1/2 are available in the commercial temperature range to enable easy migration from the equivalent TLC27Lx. The TLV27L1 is not available with the power saving/performance boosting programmable pin 8.

The TLV27L1 is available in the small SOT-23 package —something the TLC27(L)1 was not—enabling performance boosting in a smaller package. The TLV27L2 is available in the 3mm x 5mm MSOP, providing PCB area savings over the 8-pin SOIC and 8-pin TSSOP.

### **SELECTION GUIDE**

DEVICE	ν <sub>S</sub> [۷]	l <sub>Q</sub> /ch [μΑ]	V <sub>ICR</sub> [V]	V <sub>IO</sub> [mV]	I <sub>IB</sub> [pA]	GBW [MHz]	SLEW RATE [V/μs]	V <sub>n</sub> , 1 kHz [nV/√Hz]
TLV27Lx	2.7 to 16	11	−0.2 to V <sub>S</sub> +1.2	5	60	0.18	0.06	89
TLV238x	2.7 to 16	10	-0.2 to V <sub>S</sub> -0.2	4.5	60	0.18		90
TLC27Lx	4 to 16	17	-0.2 to V <sub>S</sub> −1.5	10/5/2	60	0.085		68
OPAx349	1.8 to 5.5	2	−0.2 to V <sub>S</sub> +0.2	10	10	0.070	0.02	300
OPAx347	2.3 to 5.5	34	−0.2 to V <sub>S</sub> +0.2	6	10	0.35	0.01	60
TLC225x	2.7 to 16	62.5	0 to V <sub>S</sub> -1.5	1.5/0.85	60	0.200	0.02	19

NOTE: All dc specs are maximums while ac specs are typicals.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



### PACKAGE/ORDERING INFORMATION

PRODUCT	PACKAGE	PACKAGE CODE	SYMBOL	SPECIFIED TEMPERATURE RANGE	ORDER NUMBER	TRANSPORT MEDIA	
TLV27L1CD	0010.0	D	27V1C		TLV27L1CD	Tube	
TEVZ/ETCD	SOIC-8	U	27010	000 to 7000	TLV27L1CDR	Tape and Reel	
TI VOZI 4 ODDV	COT 00	DDV	VDIC	0°C to 70°C	TLV27L1CDBVR	Tono and Dool	
TLV27L1CDBV	SOT-23	DBV	VBIC		TLV27L1CDBVT	Tape and Reel	
TI ) (07) 41D	0010.0	-	07) (4)		TLV27L1ID	Tube	
TLV27L1ID	SOIC-8	D	27V1I	4000 / 40500	TLV27L1IDR	Tape and Reel	
TI \ (071 41DD) (	-40°C to 125°C		-40°C to 125°C	TLV27L1IDBVR	T 10 1		
TLV27L1IDBV	SOT-23	DBV	VBII		TLV27L1IDBVT	Tape and Reel	
TI.) (071 00D	0010.0	-	071/00		TLV27L2CD	Tube	
TLV27L2CD	SOIC-8	D	27V2C	000 1 - 7000	TLV27L2CDR	Tape and Reel	
TIVOTI CODOLCT	M000 0	DO14	540	0°C to 70°C	TLV27L2CDGK	Tube	
TLV27L2CDGK†	MSOP-8	DGK	BAC		TLV27L2CDGKR	Tape and Reel	
TI ) (071 01D	0010.0		077/01		TLV27L2ID	Tube	
TLV27L2ID	SOIC-8	D	27V2I	4000 / 40500	TLV27L2IDR	Tape and Reel	
TI VOTI OID OUT	14000.0	-40°C to 125°C		-40°C to 125°C	TLV27L2IDGK	Tube	
TLV27L2IDGK†	MSOP-8	DGK	BAD		TLV27L2IDGKR	Tape and Reel	

<sup>†</sup> Product preview

### absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage, V <sub>S</sub>	
Input voltage, V <sub>I</sub> (see Note 1)	
Output current, I <sub>O</sub>	
Differential input voltage, V <sub>ID</sub>	V <sub>S</sub>
Continuous total power dissipation	
Maximum junction temperature, T <sub>J</sub>	150°C
Operating free-air temperature range, T <sub>A</sub> : C suffix	0°C to 70°C
I suffix	–40°C to 125°C
Storage temperature range, T <sub>stq</sub>	
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	300°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: Relative to GND pin.

### **DISSIPATION RATING TABLE**

PACKAGE	( <sub>o</sub> C/M) <sub>θ</sub> ]C	θJA (°C/W)	T <sub>A</sub> ≤ 25°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING
D (8)	38.3	176	710 mW	370 mW
DBV (5)	55	324.1	385 mW	201 mW
DBV (6)	55	294.3	425 mW	221 mW
DGK (8)	4.7	58.4	2.14 W	1.11 W



### recommended operating conditions

		MIN	MAX	UNIT
Complementary (V-)	Dual supply	±1.35	±8	V
Supply voltage, (V <sub>S</sub> )	Single supply	2.7	16	V
Input common-mode voltage range		-0.2	V <sub>S</sub> -1.2	V
On creating from air to compare true. To	C-suffix	0	70	00
Operating free-air temperature, T <sub>A</sub>	I-suffix	-40	125	°C

# electrical characteristics at recommended operating conditions, $V_{\mbox{S}}$ = 2.7 V, 5 V, and 10 V (unless otherwise noted)

### dc performance

	PARAMETER	TEST COM	NDITIONS	T <sub>A</sub> †	MIN	TYP	MAX	UNIT
.,	Lamest office to college			25°C		0.5	5	
V <sub>IO</sub>	Input offset voltage	$V_{IC} = V_{S}/2,$ $R_{I} = 100 \text{ k}\Omega,$	$V_O = V_S/2$ , $R_S = 50 \Omega$	Full range	7	7	mV	
ανιο	Offset voltage drift	N 100 Kas,	113 - 00 22	25°C		1.1		μV/°C
OMBB	Occasion and described anti-	$V_{IC} = 0 V \text{ to } V_{S}-1.2 V,$	2 V,	25°C	71	86		JD.
CMRR	Common-mode rejection ratio	$R_S = 50 \Omega$		Full range	70			dB
			$V_S = 2.7 V$	25°C	80	100		
١.	Large-signal differential voltage amplification	VO(PP)=VS/2,	5 V	Full range	77			
AVD		VO(PP)=VS/2, $R_L = 100 \text{ k}\Omega$	V 15.V	25°C	77	82		dB
			$V_S = \pm 5 \text{ V}$	Full range	74			

<sup>†</sup> Full range is –40°C to 125°C for I suffix.

### input characteristics

	PARAMETER	TEST	CONDITIONS	TA	MIN	TYP	MAX	UNIT
				≤25°C		1	60	
liO	Input offset current			≤70°C			100	pА
		$V_{IC} = V_S/2$ ,	$V_O = V_S/2$ ,	≤125°C			1000	
		$R_L = 100 \text{ k}\Omega$	$V_O = V_S/2$ , $R_S = 50 \Omega$	≤25°C		1	60	
l <sub>IB</sub>	Input bias current			≤70°C			200	pA
				≤125°C			1000	
r <sub>i(d)</sub>	Differential input resistance			25°C		1000		GΩ
C <sub>IC</sub>	Common-mode input capacitance	f = 1 kHz		25°C		8		pF

### power supply

	PARAMETER	TEST CONDITIONS	T <sub>A</sub> †	MIN	TYP	MAX	UNIT
	Outros and comment (or an about all)	V- V (0	25°C		7	11	•
<sup>I</sup> Q	Quiescent current (per channel)	$V_O = V_S/2$	Full range			16	μΑ
DODD	December of the state of the st	$V_S = 2.7 \text{ V to } 16 \text{ V}$ , No load,	25°C	74	82		į
PSRR	Power supply rejection ratio (ΔV <sub>S</sub> /ΔV <sub>IO</sub> )	V <sub>IC</sub> = V <sub>S</sub> /2 V	Full range	70			dB

<sup>†</sup> Full range is –40°C to 125°C for I suffix.



# electrical characteristics at recommended operating conditions, $V_S$ = 2.7 V, 5 V, and $\pm 5$ V (unless otherwise noted) (continued)

### output characteristics

	PARAMETER	TEST CONDI	TIONS	T <sub>A</sub> †	MIN	TYP	MAX	UNIT
			V 07V	25°C	200	160		
			$V_S = 2.7 \text{ V}$	Full range	220			
		V <sub>IC</sub> = V <sub>S</sub> /2, I <sub>OL</sub> = 100 μA	25°C	25°C	120	85		
		I <sub>OL</sub> = 100 μA	V <sub>S</sub> = 5 V	Full range	200			
	Output valta as assis a frame will			25°C	120		.,	
Vo	Output voltage swing from rail		$V_S = \pm 5 V$	Full range	150			V
			V 5V	25°C	800	420		
		$V_{IC} = V_S/2$ ,	$V_S = 5 V$	Full range	900			
		$V_{IC} = V_{S}/2,$ $I_{OL} = 500 \mu A$		25°C	400			
			$V_S = \pm 5 V$	Full range	500			
IO	Output current	$V_O = 0.5 \text{ V from rail}$	V <sub>S</sub> = 2.7 V	25°C		400		μΑ

<sup>†</sup> Full range is –40°C to 125°C for I suffix.

### dynamic performance

,	рологиналов				
	PARAMETER	TEST CONDITIONS	TA	MIN TYP MAX	UNIT
GBP	Gain bandwidth product	$R_L = 100 \text{ k}\Omega$ , $C_L = 10 \text{ pF}$ , $f = 1 \text{ kHz}$	25°C	160	kHz
		., .,, -, .,,,	25°C	0.06	
SR	Slew rate at unity gain	$V_{O(pp)} = 1 \text{ V},  R_L = 100 \text{ k}\Omega,$ $C_L = 50 \text{ pF}$	–40°C	0.05	V/μs
		ΟΕ = 30 μι		0.8	1
φм	Phase margin	$R_L = 100 \text{ k}\Omega$ , $C_L = 50 \text{ pF}$	25°C	62	0
	O-111' 1' (O 104)	$V(STEP)_{DD} = 1 V$ , $A_V = -1$ , Rise	0500	62	_
t <sub>S</sub>	Settling time (0.1%)	$V(STEP)pp = 1 V$ , $AV = -1$ , Rise $C_L = 50 pF$ , $R_L = 100 k\Omega$ Fall	25°C	44	μs

### noise/distortion performance

	PARAMETER	TEST CONDITIONS	T <sub>A</sub> †	MIN	TYP	MAX	UNIT
$v_n$	Equivalent input noise voltage	f = 1 kHz	25°C		89		nV/√ <del>Hz</del>
In	Equivalent input noise current	f = 1 kHz	25°C		0.6		fA/√Hz


<sup>†</sup> Full range is –40°C to 125°C for I suffix.





### **TYPICAL CHARACTERISTICS**

### **Table of Graphs**

			FIGURE
VIO	Input offset voltage	vs Common-mode input voltage	1, 2, 3
I <sub>IB</sub> /I <sub>IO</sub>	Input bias and offset current	vs Free-air temperature	4
VOH	High-level output voltage	vs High-level output current	5, 7, 9
VOL	Low-level output voltage	vs Low-level output current	6, 8, 10
	Outros and assessment	vs Supply voltage	11
lQ	Quiescent current	vs Free-air temperature	12
	Supply voltage and supply current ramp up		13
A <sub>VD</sub>	Differential voltage gain and phase	vs Frequency	14
GBP	Gain-bandwidth product	vs Free-air temperature	15
φm	Phase margin	vs Capacitive load	16
CMRR	Common-mode rejection ratio	vs Frequency	17
PSRR	Power supply rejection ratio	vs Frequency	18
	Input referred noise voltage	vs Frequency	19
SR	Slew rate	vs Free-air temperature	20
V <sub>O(PP)</sub>	Peak-to-peak output voltage	vs Frequency	21
	Inverting small-signal response		22
	Inverting large-signal response		23
	Crosstalk	vs Frequency	24








TLV27L1 TLV27L2

### TYPICAL CHARACTERISTICS











Figure 6

















### TYPICAL CHARACTERISTICS





#### **AND PHASE SHIFT FREQUENCY** 120 V<sub>S</sub> = 5 V $R_L = 100 \text{ k}\Omega$ A <sub>VD</sub> – Differential Voltage Gain – dB 100 0° C<sub>L</sub> = 10 pF T<sub>A</sub> = 25°C 80 30° 60 60° 40 90° 20 120° 0 150° -20 180° 0.1 10 100 1 k 10 k 100 k 1 M f - Frequency - Hz Figure 14


**DIFFERENTIAL VOLTAGE GAIN** 












### TLV27L1 TLV27L2

### TYPICAL CHARACTERISTICS

### **OUTPUT VOLTAGE PEAK-TO-PEAK**



### INVERTING SMALL-SIGNAL RESPONSE




Figure 22

### INVERTING LARGE-SIGNAL RESPONSE




Figure 23

### CROSSTALK




Figure 24



### **APPLICATION INFORMATION**

### offset voltage

The output offset voltage ( $V_{OO}$ ) is the sum of the input offset voltage ( $V_{IO}$ ) and both input bias currents ( $I_{IB}$ ) times the corresponding gains. The following schematic and formula can be used to calculate the output offset voltage:




Figure 25. Output Offset Voltage Model

### general configurations

When receiving low-level signals, limiting the bandwidth of the incoming signals into the system is often required. The simplest way to accomplish this is to place an RC filter at the noninverting terminal of the amplifier (see Figure 26).




Figure 26. Single-Pole Low-Pass Filter

If even more attenuation is needed, a multiple pole filter is required. The Sallen-Key filter can be used for this task. For best results, the amplifier should have a bandwidth that is 8 to 10 times the filter frequency bandwidth. Failure to do this can result in phase shift of the amplifier.




Figure 27. 2-Pole Low-Pass Sallen-Key Filter





### APPLICATION INFORMATION

### circuit layout considerations

To achieve the levels of high performance of the TLV27Lx, follow proper printed-circuit board design techniques. A general set of guidelines is given in the following.

- Ground planes—It is highly recommended that a ground plane be used on the board to provide all
  components with a low inductive ground connection. However, in the areas of the amplifier inputs and
  output, the ground plane can be removed to minimize the stray capacitance.
- Proper power supply decoupling—Use a 6.8-μF tantalum capacitor in parallel with a 0.1-μF ceramic capacitor on each supply terminal. It may be possible to share the tantalum among several amplifiers depending on the application, but a 0.1-μF ceramic capacitor should always be used on the supply terminal of every amplifier. In addition, the 0.1-μF capacitor should be placed as close as possible to the supply terminal. As this distance increases, the inductance in the connecting trace makes the capacitor less effective. The designer should strive for distances of less than 0.1 inches between the device power terminals and the ceramic capacitors.
- Sockets—Sockets can be used but are not recommended. The additional lead inductance in the socket pins
  will often lead to stability problems. Surface-mount packages soldered directly to the printed-circuit board
  is the best implementation.
- Short trace runs/compact part placements—Optimum high performance is achieved when stray series inductance has been minimized. To realize this, the circuit layout should be made as compact as possible, thereby minimizing the length of all trace runs. Particular attention should be paid to the inverting input of the amplifier. Its length should be kept as short as possible. This will help to minimize stray capacitance at the input of the amplifier.
- Surface-mount passive components—Using surface-mount passive components is recommended for high
  performance amplifier circuits for several reasons. First, because of the extremely low lead inductance of
  surface-mount components, the problem with stray series inductance is greatly reduced. Second, the small
  size of surface-mount components naturally leads to a more compact layout thereby minimizing both stray
  inductance and capacitance. If leaded components are used, it is recommended that the lead lengths be
  kept as short as possible.



### **APPLICATION INFORMATION**

### general power dissipation considerations

For a given  $\theta_{JA}$ , the maximum power dissipation is shown in Figure 28 and is calculated by the following formula:

$$P_{D} = \left(\frac{T_{MAX} - T_{A}}{\theta_{JA}}\right)$$

Where:

P<sub>D</sub> = Maximum power dissipation of TLV27Lx IC (watts)

 $T_{MAX}$  = Absolute maximum junction temperature (150°C)


 $T_A$  = Free-ambient air temperature (°C)

 $\theta_{JA} = \theta_{JC} + \theta_{CA}$ 

 $\theta_{JC}$  = Thermal coefficient from junction to case


 $\theta_{CA}$  = Thermal coefficient from case to ambient air (°C/W)

### MAXIMUM POWER DISSIPATION vs



NOTE A: Results are with no air flow and using JEDEC Standard Low-K test PCB.

Figure 28. Maximum Power Dissipation vs Free-Air Temperature





### TLV27L2


TLV27L1

### **MECHANICAL DATA**

### D (R-PDSO-G\*\*)

### 14 PINS SHOWN

### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).


D. Falls within JEDEC MS-012



### **MECHANICAL DATA**

### DBV (R-PDSO-G5)

### PLASTIC SMALL-OUTLINE




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-178

### **MECHANICAL DATA**

### DGK (R-PDSO-G8)

### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.C. Body dimensions do not include mold flash or protrusion.

D. Falls within JEDEC MO-187



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265