





SLAS293 - DECEMBER 2001

# 5-V, LOW POWER, 16-BIT, 200-KSPS SERIAL ANALOG-TO-DIGITAL CONVERTERS WITH AUTO-POWER DOWN

### **FEATURES**

- 200-KSPS Sampling Rate
- Built-In Conversion Clock
- INL: ±2.5 LSB Max,
   DNL: 2 to -1 LSB Max
- SINAD = 84.5 dB, SFDR = 95 dB,
   THD = 94 dB at 15 kHz f<sub>in</sub>, 200 KSPS
- SPI/DSP-Compatible Serial Interfaces With SCLK Input up to 15 MHz
- Single 5-V Supply
- Rail-to-Rail Analog Input With 500 kHz BW
- Two Input Options Available:
  - TLC4541 Single Channel Input
  - TLC4545 Single Channel,
     Pseudo-differential Input
- (TLC4541) Optimized DSP Interface Requires FS Input Only
- Low Power With Auto-Power Down
  - Operating Current: 3.5 mA
  - Auto-Power Down Current: 5 μA
- Pin Compatible 12/14/16-Bit Family in 8-Pin SOIC and MSOP Packages


### **APPLICATIONS**


- ATE System
- Industrial Process Control
- Measurement
- Motor Control

### DESCRIPTION

The TLC4541 and TLC4545 are a family of high performance, 16-bit, low power, miniature CMOS analog-to-digital converters (ADCs). These devices operate from a single 5-V supply. Devices are available with single, dual, or single pseudo-differential inputs. All of these devices have a chip select  $(\overline{CS})$ , serial clock (SCLK), and serial data output (SDO) that provides a direct 3-wire interface to the serial port of most popular host microprocessors (SPI interface). When interfaced with a DSP, a frame sync signal (FS) is used to indicate the start of a serial data frame on either pin 1  $(\overline{CS})$  or pin 7 (FS) for the TLC4541. The TLC4545 ADC connects to the DSP via pin 1 only  $(\overline{CS})$ .

The TLC4541 and TLC4545 are designed to operate with low power consumption. The power saving feature is further enhanced with an auto-power down mode. This product family features a high-speed serial link to modern host processors with an external SCLK up to 15 MHz. Both families use a built-in oscillator as the conversion clock, providing a 2.94  $\mu s$  maximum conversion time.








Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




### **AVAILABLE OPTIONS**

-	PACKAGED DEVICES				
TA	8-MSOP (DGK) 8-S6				
4000 1- 0500	TLC4541IDGK (PKG Code = ALM)	TLC4541ID			
–40°C to 85°C	TLC4545IDGK (PKG Code = AME)	TLC4545ID			

### functional block diagram





### **Terminal Functions**

### TLC4541 single channel unipolar ADCs

TERMINAL				
NAME	NO.	1/0	DESCRIPTION	
AIN	4	I	Analog input channel	
<u>cs</u>	1	I	Chip select. A high-to-low transition on the $\overline{\text{CS}}$ input removes SDO from a high-impedance state within a maximum delay time. If the TLC4541 is attached to a dedicated TMS320 DSP serial port using the FS input, $\overline{\text{CS}}$ can be grounded.	
FS	7	I	DSP frame sync input. Indication of a start of a serial data frame. A low-to-high transition removes SDO from the high-impedance state and the MSB is presented. Tie this pin to V <sub>DD</sub> if not used.	
GND	3	I	Ground return for the internal circuitry. Unless otherwise noted, all voltage measurements are with respect to GND.	
SDO	8	0	The 3-state serial data output for the A/D conversion result. SDO is kept in the high-impedance state when $\overline{\text{CS}}$ is high. The output format is MSB first. Remaining data bits are presented on the rirsing edge of SCLK.	
			then FS is not active (FS = 1 at the falling edge of $\overline{CS}$ ): The MSB is presented on the SDO pin on the falling the GS after a maximum delay time. Data is valid on each falling edge of SCLK until all data is read.	
			en FS is active (FS = 0 at the falling edge of $\overline{\text{CS}}$ ): The MSB is presented to the SDO output on the rising ge of FS. Data is valid on the falling edge SCLK and changes on the rising edge SCLK (this is typically ad with an active FS from a DSP).	
			SDO returns to the high-impedance state after the 17th rising edge on SCLK. If a 17th SCLK cycle is not presented, as is the case when using an SPI host, SDO returns to the high-impedance state on the rising edge of CS.	
SCLK	5	I	erial clock. This terminal receives the serial SCLK from the host processor.	
REF	2	I	External voltage reference input	
$V_{DD}$	6	I	Positive supply voltage	

### TLC4545 single channel pseudo-differential ADCs

TERMIN NAME	AL NO.	1/0	DESCRIPTION	
AIN0 (+)	4	I	Positive analog input for the TLC4545.	
AIN1 (-)	5	ı	Inverted analog input for the TLC4545.	
CS	1	I	Chip select. A high-to-low transition on $\overline{CS}$ removes SDO from the high-impedance state within a maximum delay time. The $\overline{CS}$ input can be connected to a DSP frame sync (FS) output when a dedicated TMS320 DSP serial port is used.	
GND	3	I	Ground return for the internal circuitry. Unless otherwise noted, all voltage measurements are with respect to GND.	
SDO	8	0	The 3-state serial data output for the A/D conversion result. SDO is kept in the high-impedance state when $\overline{CS}$ is high and presents output data after the $\overline{CS}$ falling edge until the LSB is presented. The output format is MSB first. The remaining data bits are presented on the rising edge of SCLK. Output data is valid on each falling edge of SCLK until all data is read. SDO returns to the high-impedance state after the 17th rising edge on SCLK. If a 17th SCLK cycle is not presented, as is the case when using an SPI host, SDO returns to the high-impedance state on the rising edge of $\overline{CS}$ .	
SCLK	7	I	rial clock. This terminal receives the serial SCLK from the host processor.	
REF	2	I	External voltage reference input	
$V_{DD}$	6	I	Positive supply voltage	



SLAS293 - DECEMBER 2001

### absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage, GND to V <sub>DD</sub>	0.3 V to 6.5V
Analog input voltage range	0.3 V to V <sub>DD</sub> +0.3 V
Reference input voltage	V <sub>DD</sub> +0.3 V
Digital input voltage range	0.3 V to V <sub>DD</sub> +0.3 V
Operating virtual junction temperature range, T <sub>J</sub>	–40°C to 150°C
Operating free-air temperature range: T <sub>A</sub> (I)	–40°C to 85°C
Storage temperature range, T <sub>stq</sub>	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V <sub>DD</sub>			5	5.5	V
Frequency, SCLK	V <sub>DD</sub> = 2.7 V to 5.5 V	100		15000	kHz
Tolerable clock jitter, SCLK	V <sub>DD</sub> = 2.7 V to 5.5 V			24	ps
Aperature jitter	V <sub>DD</sub> = 2.7 V to 5.5 V		100		ps
External reference voltage input, V <sub>REF</sub>				$V_{DD}$	V
V	V <sub>DD</sub> = 5 V, <del>CS</del> = 1, SCLK = 0	100			ΜΩ
V <sub>REF</sub> input impedance	$V_{DD} = 5 \text{ V},  \overline{CS} = 0,  \text{SCLK} = 15 \text{ MHz}$	20	25		kΩ
External reference input current	V <sub>DD</sub> = V <sub>REF</sub> = 4.5 V,		0.02	1	mA
Analan Sandrallana	AIN, AIN(+)	0		$V_{DD}$	.,
Analog input voltage	AIN(-)	-0.2		0.2	V
High level control input voltage, VIH					V
Low level control input voltage, V <sub>IL</sub>				0.8	V
Operating free-air temperature, T <sub>A</sub> TLC4541/45I		-40		85	°C



# electrical characteristics over recommended operating free-air temperature range, $V_{DD}$ = 5 V, $V_{REF}$ = 4.096 V, SCLK frequency = 15 MHz (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Vон	High-level output voltage	$V_{DD} = 4.5 \text{ V}, \qquad I_{OH} = -0.2 \text{ mA}$	3.9			V
VOL	Low-level output voltage	$V_{DD} = 4.5 \text{ V}, \qquad I_{OL} = 0.8 \text{ mA}$			0.4	V
	Off-state output current	$V_O = V_{DD},$ $\overline{CS} = V_{DD}$		1	2.5	4
loz	(high-impedance-state)	$V_O = 0,$ $\overline{CS} = V_{DD}$		-1	-2.5	μΑ
lιΗ	High-level input current	$V_I = V_{DD}$		0.005	2.5	μΑ
IIL	Low-level input current	V <sub>I</sub> = 0		-0.005	2.5	μΑ
ICC	Operating supply current	<del>CS</del> at 0 V, V <sub>DD</sub> = 4.5 V to 5.5 V			3.5	mA
ICC(PD)	Power-down supply current	For all digital inputs, $0 \le V_I \le 0.3 \text{ V}$ or $V_I \ge V_{DD} - 0.3 \text{ V}$ , SCLK= $V_{DD}$ , $V_{DD} = 4.5 \text{ V}$ to $5.5 \text{ V}$		3	5	μΑ
	Selected analog input channel	Selected channel at V <sub>DD</sub>			1	•
	leakage current	Selected channel at 0 V			-1	μΑ
		Analog inputs		11	14	-
Ci	Input capacitance	Control Inputs		20	25	pF
Zi	Input resistance	V <sub>DD</sub> = 5.5 V			500	Ω

### ac specifications (TLC4541/45)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SINAD	Signal-to-noise ratio + distortion	f <sub>I</sub> = 15 kHz at 200 KSPS		84.5		10	
SNR	Signal-to-noise ratio		f <sub>I</sub> = 15 kHz at 200 KSPS		85		dB
T. 15	<b>-</b>	TLC4541	f <sub>I</sub> = 15 kHz at 200 KSPS		-94	-87	
THD	otal harmonic distortion	TLC4545	f <sub>I</sub> = 15 kHz at 200 KSPS		-94	-89	dB
ENOB	DB Effective number of bits		f <sub>I</sub> = 15 kHz at 200 KSPS		13.7		Bits
0500	0	TLC4541	f <sub>I</sub> = 15 kHz at 200 KSPS		-95	-87	
SFDR	FDR Spurious free dynamic range		f <sub>I</sub> = 15 kHz at 200 KSPS		-95	-89	dB
Full power bandwidth, -3 dB, analog input					1		MHz
Full power bandwidth, -1 dB, analog input				500		kHz	
Crosstal	k		0.25 LBS	80			dB

### dc specifications (TLC4541/45)

	PARAMETER	TEST CONDITIONS	MIN	TYPT MAX	UNIT
INL	Integral linearity error (see Note 1)		-2.5	2.5	LSB
DNL	Differential linearity error		-1	2	LSB
_	0"	TLC4541	-3.5	3.5	
EO	Offset error (see Note 2)	TLC4545	-1	1	mV
_	Only arranged to a National	TLC4541	-2	2	
EG	Gain error (see Note 2)	TLC4545	-1.8	1.8	mV

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{DD} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

NOTES: 1. Linear error is the maximum deviation from the best straight line through the A/D transfer characteristics.



<sup>2.</sup> Zero error is the difference between 0000h and the converted output for zero input voltage: full-scale error is the difference between ideal full-scale and the converted output for full-scale input voltage.

### SLAS293 - DECEMBER 2001


## timing requirements, $V_{DD}$ = 5 V, $V_{REF}$ = 4.096 V, SCLK frequency = 15 MHz (unless otherwise specified)

		MIN	TYP	MAX	UNIT
tcyc(SCLK)	SCLK cycle time, V <sub>DD</sub> = 4.5 V to 5.5 V (see Note 3)	66		10000	ns
t <sub>w1</sub>	Pulse width, SCLK low	27		5000	ns
t <sub>w2</sub>	Pulse width, SCLK high	27		5000	ns
t <sub>h1</sub>	Hold time, CS high after SCLK falling edge	3			ns
t <sub>su1</sub>	Setup time, $\overline{\text{CS}}$ falling edge before the first SCLK falling edge	15			ns
t <sub>h2</sub>	Hold time, CS low after 16th SCLK falling edge	5			ns
t <sub>w3</sub>	Pulse width, CS high	0.5			SCLKs
t <sub>d1</sub>	Delay time, $\overline{\text{CS}}$ falling edge to SDO MSB valid, $V_{DD} = V_{REF} = 4.5 \text{ V}$ , 20 pF		12	17	ns
t <sub>d2</sub>	Delay time, SCLK rising edge to next SDO data bit valid, V <sub>DD</sub> = V <sub>REF</sub> = 4.5 V, 20 pF			15	ns
t <sub>d3</sub>	Delay time, 17 <sup>th</sup> SCLK rising edge to SDO 3-stated, V <sub>DD</sub> = V <sub>REF</sub> = 4.5 V, 20 pF (see Note 4)			20	ns
t <sub>su3</sub>	Setup time, CS falling edge before FS rising edge (TLC4541 only)	0.5	1		SCLKs
t <sub>w4</sub>	Pulse width, FS high (TLC4541 only)	0.5	1		SCLKs
t <sub>su4</sub>	Setup time, FS rising edge before SCLK falling edge (TLC4541 only)	12.5			ns
t <sub>h4</sub>	Hold time, FS high after SCLK falling edge (TLC4541 only)	5			ns
t <sub>su5</sub>	Setup time, FS falling edge before 1st SCLK falling edge (TLC4541 only)	12			ns
t <sub>d4</sub>	Delay time, FS rising edge to SDO MSB valid, $(V_{DD} = V_{REF} = 4.5 \text{ V}, 20 \text{ pF TLC4541 only})$			15	ns
t <sub>h6</sub>	Hold time, CS low after 1st SCLK falling edge	5			ns
t <sub>su6</sub>	Setup time, CS rising edge before 9th (or the last) SCLK falling edge	5			ns
th7	Hold time, FS low after 1st SCLK falling edge (TLC4541 only)	5			ns
t <sub>su7</sub>	Setup time, FS rising edge before 9th (or the last) SCLK falling edge	5			ns
tcyc(reset)	Active CS/FS cycle time, SCLK falling edges required to initialize ADC	1		8	SCLKs
t <sub>conv</sub>	Conversion time (22 conversion clocks based on 7.5-MHz to 12-MHz OSC)	1.83		2.94	μs
t <sub>S</sub>	Sample time, 20 SCLKs, SCLK up to 15 MHz	1.33		200	μs

NOTES: 3. Timing specifications given for 40/60 to 60/40 duty cycle



SDO goes into the high impedance state after detection of the 17th rising SCLK edge or a rising CS edge if a 17th SCLK is not presented.



### **INTEGRAL NONLINEARITY**




Figure 2




Figure 3








Figure 4























# 1.5 REFERENCE VOLTAGE 1.5 0.0 -0.5 -1.0 4.0 4.5 VREF - Reference Voltage - V

Figure 13

### control and timing

### device initialization/RESET cycle

The TLC4541/45 each require one RESET cycle after power-on for initialization in order to operate properly. This RESET cycle is initiated by asserting the  $\overline{\text{CS}}$  pin (pin 1) low for a minimum duration of at least one SCLK falling edge but no more than 8 SCLK falling edges in length. The RESET cycle is terminated by asserting  $\overline{\text{CS}}$  high. If a valid RESET cycle is issued, the data presented on the SDO output during the following cycle is FF00h. This output code is useful in determining when a valid reset/initialization has occurred.

The TLC4541 has separate  $\overline{CS}$  and FS pins. In this case, it is also possible to initiate the RESET cycle by asserting FS low if  $\overline{CS}$  is already low. The RESET cycle can be terminated by either asserting  $\overline{CS}$  high (as shown in the first RESET cycle in Figure 14), or by asserting FS high (as shown in the second RESET cycle in Figure 14), whichever happens first.




Figure 14. TLC4541/45 Initialization Timing

### sampling

The converter sample time is 20 SCLKs in duration, beginning on the 5th SCLK received during an active signal on the  $\overline{\text{CS}}$  input (or FS input for the TLC4541.)

### conversion

Each device completes a conversion in the following manner. The conversion is started after the 24th falling SCLK edge. The  $\overline{\text{CS}}$  input can be released at this point or at any time during the remainder of the conversion cycle. The conversion takes a maximum of 2.94  $\mu s$  to complete. Enough time (for conversion) should be allowed before the next falling edge on the  $\overline{\text{CS}}$  input (or rising edge on the FS input for the TLC4541) so that no conversion is terminated prematurely. If the conversion cycle is terminated early, the data presented on SDO during the following cycle is FF00h. This predefined output code is helpful in determining if the cycle time is not long enough to complete the conversion. The same code is also used to determine if a reset cycle is valid.

For all devices, the SDO data presented during a cycle is the result of the conversion of the sample taken during the previous cycle. The output data format is shown in the following table.

SERIAL OUTPUT DATA FORMAT							
	MSB [D15:D2] LSB [D1:D0]						
TLC4541/45	Conversion Result (OD15–OD2)	Conversion Result (OD1 – OD0)					



### control and timing (continued)

### sampling and conversion cycle

### TLC4541:

Control via pin 1,  $\overline{\text{CS}}$  (FS = 1 at the falling edge of  $\overline{\text{CS}}$ ) – The falling edge of  $\overline{\text{CS}}$  is the start of the cycle. Transitions on  $\overline{\text{CS}}$  can occur when SCLK is high or low. The MSB may be read on the first falling SCLK edge after  $\overline{\text{CS}}$  is low. Output data changes on the rising edge of SCLK. This control method is typically used for a microcontroller with an SPI interface, although it can also be used for a DSP. The microcontroller SPI interface should be programmed for CPOL=0 (serial clock inactive low) and CPHA=1 (data valid on the falling edge of serial clock).

Control via pin 7, FS ( $\overline{\text{CS}}$  is tied/held low)— The rising edge of FS is the start of the cycle. Transitions on FS can occur when SCLK is high or low. The MSB is presented on SDO after the rising edge of FS. The MSB may be read on the first falling edge of SCLK after the FS falling edge. Output data changes on the rising edge of SCLK. This is the typical configuration when the ADC is the only device on the TMS320 DSP serial port.

Control via pin 1 and pin 7,  $\overline{CS}$  and FS- Transitions on  $\overline{CS}$  and FS can occur when SCLK is high or low. The MSB is presented after the rising edge of FS. The falling edge of FS is the start of the sampling cycle. The MSB may be read on the first falling edge of SCLK after the FS falling edge. Output data changes on the rising edge of SCLK. This is typically used for multiple devices connected to a single TMS320 DSP serial port.

### TLC4545:

All control is provided using the  $\overline{CS}$  input (pin 1) on the TLC4545. Transitions on  $\overline{CS}$  can occur when SCLK is high or low. The cycle is started on the falling edge transition on the  $\overline{CS}$  input. This signal can be provided by either a  $\overline{CS}$  signal (when interfacing with an SPI microcontroller) or FS signal (when interfacing with a TMS320 DSP). The MSB is presented to SDO on the falling edge of the signal applied to pin 1 and may be read on the first falling SCLK edge after this input is low. Output data changes on the rising edge of SCLK.

### control modes

### control via pin 1 (CS, SPI interface)

All devices are compatible with this mode of operation. A falling edge on the  $\overline{\text{CS}}$  input initiates the cycle. (For the TLC4541, the FS input is tied to  $V_{DD}$ ). The  $\overline{\text{CS}}$  input remains low for the entire sampling time plus 4 SCLK decoding time(16 falling SCLK edges) and can then be released at any point during the remainder of the conversion. Enough time should be allowed before the next falling  $\overline{\text{CS}}$  edge so that the conversion cycle is not terminated prematurely. The microcontroller SPI interface should be programmed for CPOL=0 (serial clock inactive low) and CPHA=1 (data is valid on the falling edge of serial clock).




Figure 15. SPI Cycle Timing Using the CS Input (FS = 1 for TLC4541)



### control via pin 1 (CS, DSP interface)

All devices are compatible with this mode of operation. The FS signal from a DSP is connected directly to the  $\overline{CS}$  input of the ADC. A falling edge on the  $\overline{CS}$  input while SCLK is high or low initiates the cycle. (For TLC4541 in this configuration, the FS input is tied to  $V_{DD}$ .) Enough time should be allowed before the next rising  $\overline{CS}$  edge so that the conversion cycle is not terminated prematurely.




Figure 16. DSP Cycle Timing Using the CS Input (FS = 1 for TLC4541 Only)

### control via pin 1 and pin 7 (CS and FS or FS only, DSP interface)

Only TLC4541 is compatible with this mode of operation. The  $\overline{\text{CS}}$  input to the ADC can be controlled via a general-purpose I/O pin from the DSP or tied to ground. The FS signal from the DSP is connected directly to the FS input of the ADC. A rising FS edge releases the MSB to the SDO output. The falling edge on the FS input while SCLK is high or low initiates the cycle. The  $\overline{\text{CS}}$  input should remain low for the entire sampling time plus 4 SCLK decoding time after falling FS (24 falling SCLK edges) and can then be released at any time during the remainder of the conversion cycle. The optimum DSP interface is achieved when tying  $\overline{\text{CS}}$  to ground and using only the FS input to control the ADC.




Figure 17. DSP Cycle Timing Using FS Only (or Using Both CS and FS for the TLC4541)






Figure 18. Critical Timing: Control Via CS Input (FS = 1 for TLC4541)




Figure 19. Critical Timing: Control Via CS and FS Inputs (TLC4541 Only)




Figure 20. Critical Timing: Reset/Initialization Cycle (FS =1 for TLC4541)




Figure 21. Critical Timing: Initialization Cycle (TLC4541 Only)

### detailed description

The TLC4541/5 are successive approximation (SAR) ADCs utilizing a charge-redistribution DAC. Figure 22 shows a simplified version of the ADC. The sampling capacitor acquires the signal on AIN (or the AIN(+) pin for TLC4545) during the sampling period. When the conversion process starts, the SAR control logic and charge redistribution DAC are used to add and subtract fixed amounts of charge from the sampling capacitor to bring the comparator into a balanced condition. When the comparator is balanced, the conversion is complete and the ADC output code is generated.




Figure 22. Simplified SAR Circuit



### pseudo-differential inputs

The TLC4545 operate in pseudo-differential mode. The inverted input is available on pin 5. The inverted input can tolerate a maximum input ripple of  $\pm 0.2$  V. It is normally used for zero-scale offset cancellation or ground noise rejection.

### serial interface

Output data format is binary (unipolar straight binary).

### binary

- Zero Scale Code = 0000h, V<sub>AIN</sub> = GND
- Full Scale Code = FFFFh, V<sub>AIN</sub> = V<sub>RFF</sub> 1LSB

### reference voltage


An external reference must be applied via pin 2,  $V_{REF}$ . The voltage level applied to this pin establishes the upper limit of the analog inputs to produce a full-scale reading. The value of  $V_{REF}$ , and the analog input should not exceed the positive supply or be less than GND, consistent with the specified absolute maximum ratings. The digital output is at full scale when the input signal is equal to or higher than  $V_{REF}$  and at zero when the input signal is equal to or less than GND.


### auto-power down and power up

Auto-power down is built into the devices in order to reduce power consumption. The wake-up time is fast enough to provide power down between each conversion cycle. The power down state is initiated at the end of conversion and wakes up on a falling  $\overline{CS}$  edge (or rising FS edge, whichever occurs first, for TLC4541 only).



### **APPLICATION INFORMATION**





### **DSP to Multiple TLC4541s**





Figure 23. Typical ADC Interface to a TMS320 DSP



### **MECHANICAL DATA**

### D (R-PDSO-G\*\*)

### PLASTIC SMALL-OUTLINE PACKAGE




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012

### **MECHANICAL DATA**

### DGK (R-PDSO-G8)

### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion.

D. Falls within JEDEC MO-187



### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated