
SLAS266C - OCTOBER 2000 - REVISED MAY 2003

14-Bit Resolution


- Maximum Throughput 200 KSPS
- Analog Input Range 0-V to Reference Voltage
- Multiple Analog Inputs:
 - 8 Channels for TLC3548
 - 4 Channels for TLC3544
- Pseudodifferential Analog Inputs
- SPI/DSP-Compatible Serial Interfaces With SCLK up to 25 MHz
- Single 5-V Analog Supply; 3-/5-V Digital Supply
- Low Power:
 - 4 mA (Internal Reference: 1.8 mA) for Normal Operation
 - 20 μA in Autopower-Down
- Built-In 4-V Reference, Conversion Clock and 8x FIFO
- Hardware-Controlled and Programmable Sampling Period
- Programmable Autochannel Sweep and Repeat
- Hardware Default Configuration

INL: ±1 LSB Max
 DNL: ±1 LSB Max
 SINAD: 80.8 dB
 THD: -95 dB

TLC3548 DW OR PW PACKAGE (TOP VIEW)



TLC3544 DW OR PW PACKAGE (TOP VIEW)



description

The TLC3544 and TLC3548 are a family of 14-bit resolution high-performance, low-power, CMOS analog-to-digital converters (ADC). All devices operate from a single 5-V analog power supply and 3-V to 5-V digital supply. The serial interface consists of four digital inputs [chip select (\overline{CS}), frame sync (FS), serial input-output clock (SCLK), serial data input (SDI)], and a 3-state serial data output (SDO). \overline{CS} (works as \overline{SS} , slave select), SDI, SDO, and SCLK form an SPI interface. FS, SDI, SDO, and SCLK form a DSP interface. The frame sync signal (FS) indicates the start of a serial data frame being transferred. When multiple converters connect to one serial port of a DSP, \overline{CS} works as the chip select to allow the host DSP to access the individual converter. \overline{CS} can be tied to ground if only one converter is used. FS must be tied to DV_{DD} if it is not used (such as in an SPI interface). When SDI is tied to DV_{DD}, the device is set in hardware default mode after power-on, and no software configuration is required. In the simplest case, only three wires (SDO, SCLK, and \overline{CS} or FS) are needed to interface with the host.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



description (continued)


SLAS266C - OCTOBER 2000 - REVISED MAY 2003

In addition to being a high-speed ADC with versatile control capability, these devices have an on-chip analog multiplexer (MUX) that can select any analog input or one of three self-test voltages. The sample-and-hold function is automatically started after the fourth SCLK (normal sampling) or can be controlled by \overline{CSTART} to extend the sampling period (extended sampling). The normal sampling period can also be programmed as short sampling (12 SCLKs) or long sampling (44 SCLKs) to accommodate the faster SCLK operation popular among high-performance signal processors. The TLC3544 and TLC3548 are designed to operate with low power consumption. The power saving feature is further enhanced with software power-down/ autopower-down modes and programmable conversion speeds. The conversion clock (internal OSC) is built in. The converter can also use an external SCLK as the conversion clock for maximum flexibility. The TLC3544 and TLC3548 have a 4-V internal reference. The converters are specified with unipolar input range of 0-V to 5-V when a 5-V external reference is used.

AVAILABLE OPTIONS


TA	20-TSSOP 20-SOIC (PW) (DW)		24-SOIC (DW)	24-TSSOP (PW)
0°C to 70°C	TLC3544CPW	TLC3544CDW	TLC3548CDW	TLC3548CPW
-40°C to 85°C	TLC3544IPW	TLC3544IDW	TLC3548IDW	TLC3548IPW

functional block diagram





equivalent input circuit



Diode Turn on Voltage: 35 V

Equivalent Digital Input Circuit

Equivalent Analog Input Circuit

Terminal Functions

TERMINAL					
NAME NO.				1/0	DESCRIPTION
	TLC3544 TLC3548				
A0 A1 A2 A3	A0 A1 A2 A3 A4 A5 A6 A7	10 10 driving source impedance should be less than or equal to 1 kΩ for normal source impedance, use the external hardware conversion start signal $\overline{\text{CSTAF}}$		Analog signal inputs. Analog input signals applied to these terminals are internally multiplexed. The driving source impedance should be less than or equal to 1 k Ω for normal sampling. For larger source impedance, use the external hardware conversion start signal $\overline{\text{CSTART}}$ (the low time of $\overline{\text{CSTART}}$ controls the sampling period) or reduce the frequency of SCLK to increase the sampling time.	
AGN	D	14, 18	18, 22	I	Analog ground return for the internal circuitry. Unless otherwise noted, all analog voltage measurements are with respect to AGND.
AV_{DI}	D	13, 19	17, 23	I	Analog supply voltage
		Internal bandgap compensation pin. Install compensation capacitors between BGAP and AGND. 0.1 μ F for external reference; 10 μ F in parallel with 0.1 μ F for internal reference.			
ĊŚ		8	8	I	Chip select. When $\overline{\text{CS}}$ is high, SDO is in high-impedance state, SDI is ignored, and SCLK is disabled to clock data but works as conversion clock source if programmed. The falling edge of $\overline{\text{CS}}$ input resets the internal 4-bit counter, enables SDI and SCLK, and removes SDO from high-impedance state. If FS is high at $\overline{\text{CS}}$ falling edge, $\overline{\text{CS}}$ falling edge initiates the operation cycle. $\overline{\text{CS}}$ works as slave select ($\overline{\text{SS}}$) to provide an SPI interface. If FS is low at $\overline{\text{CS}}$ falling edge, FS rising edge initiates the operation cycle. $\overline{\text{CS}}$ can be used as chip select to allow the host to access the individual converter.
CSTART		20	24	I	External sampling trigger signal, which initiates the sampling from a selected analog input channel when the device works in extended sampling mode (asynchronous sampling). A high-to-low transition starts the sampling of the analog input signal. A low-to-high transition puts the S/H in hold mode and starts the conversion. The low time of the CSTART signal controls the sampling period. CSTART signal must be long enough for proper sampling. CSTART must stay high long enough after the low-to-high transition for the conversion to finish maturely. The activation of CSTART is independent of SCLK and the level of CS and FS. However, the first CSTART cannot be issued before the rising edge of the 11th SCLK. Tie this terminal to DVDD if not used.
DGN	ID	6	6	ı	Digital ground return for the internal circuitry
DV_D	D	7	7	I	Digital supply voltage



Terminal Functions (Continued)

TERMINAL				
NAME	NAME NO.		I/O	DESCRIPTION
NAIVIE	TLC3544	TLC3548		
EOC(INT)	4	4	0	End of conversion (EOC) or interrupt to host processor (INT)
				EOC: used in conversion mode 00 only. EOC goes from high to low at the end of the sampling and remains low until the conversion is complete and data is ready.
				INT: Interrupt to the host processor. The falling edge of INT indicates data is ready for output. INT is cleared by the following CS↓, FS↑, or CSTART↓.
FS	2	2	I	Frame sync input from DSP. The rising edge of FS indicates the start of a serial data frame being transferred (coming into or being sent out of the device). If FS is low at the falling edge of $\overline{\text{CS}}$, the rising edge of FS initiates the operation cycle, resets the internal 4-bit counter, and enables SDI, SDO, and SCLK. Tie this pin to DVDD if FS is not used to initiate the operation cycle.
REFM	16	20	ı	External low reference input. Connect REFM to AGND.
REFP	15	19	I	External positive reference input. When an external reference is used, the range of maximum input voltage is determined by the difference between the voltage applied to this terminal and to the REFM terminal. Always install decoupling capacitors (10 μF in parallel with 0.1 μF) between REFP and REFM.
SCLK	1	1	-	Serial clock input from the host processor to clock in the input from SDI and clock out the output via SDO. It can also be used as the conversion clock source when the external conversion clock is selected (see Table 2). When \overline{CS} is low, SCLK is enabled. When \overline{CS} is high, SCLK is disabled for the data transfer, but can still work as the conversion clock source.
SDI	3	3	1	Serial data input. The first 4 MSBs, ID[15:12], are decoded as one 4-bit command. All trailing bits, except for the CONFIGURE WRITE command, are filled with zeros. The CONFIGURE WRITE command requires additional 12-bit data. The MSB of input data, ID[15], is latched at the first falling edge of SCLK following FS falling edge, if FS starts the operation, or latched at the falling edge of first SCLK following CS falling edge when CS initiates the operation.
				The remaining input data (if any) is shifted in on the rising edge of SCLK and latched on the falling edge of SCLK. The input via SDI is ignored after the 4-bit counter counts to 16 (clock edges) or a low-to-high transition of $\overline{\text{CS}}$, whichever happens first. Refer to the timing specification for the timing requirements. Tie SDI to DV _{DD} if using hardware default mode (refer to device initialization).
SDO	5	5	0	The 3-state serial output for the A/D conversion result. All data bits are shifted out through SDO. SDO is in the high-impedance state when \overline{CS} is high. SDO is released after a \overline{CS} falling edge. The output format is MSB (OD[15]) first.
				When FS initiates the operation, the MSB of output via SDO, OD[15], is valid before the first falling edge of SCLK following the falling edge of FS.
				When $\overline{\text{CS}}$ initiates the operation, the MSB, OD[15], is valid before the first falling edge of SCLK following the $\overline{\text{CS}}$ falling edge.
				The remaining data bits are shifted out on the rising edge of SCLK and are valid before the falling edge of SCLK. Refer to the timing specification for the details.
				In a select/conversion operation, the first 14 bits are the results from the previous conversion (data). In READ FIFO operation, the data is from FIFO. In both cases, the last two bits are don't care.
				In a WRITE operation, the output from SDO is ignored.
				SDO goes into high-impedance state at the sixteenth falling edge of SCLK after the operation cycle is initiated. SDO is in high-impedance state during conversions in modes 01, 10, and 11.



SLAS266C - OCTOBER 2000 - REVISED MAY 2003

absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage, GND to AV _{DD} , DV _{DD}	0.3 V to 6.5 V
Analog input voltage range	0.2 V to AV _{DD} +0.2 V
Analog input current	100 mA MAX
Reference input voltage	AV _{DD} + 0.3 V
Digital input voltage range	0.3 V to DV _{DD} + 0.3 V
Operating virtual junction temperature range, T _J	–40°C to 150°C
Operating free-air industrial temperature range, T _A : I suffix	–40°C to 85°C
C suffix	0°C to 70°C
Storage temperature range, T _{sta}	–65°C to 150°C
Lead temperature 1,6 mm (1.16 inch) from case for 10 seconds	260°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



general electrical characteristics over recommended operating free-air temperature range, single-ended input, normal long sampling, 200 KSPS, AV $_{\rm DD}$ = 5 V, external reference (V $_{\rm REFP}$ = 4 V, V $_{\rm REFM}$ = 0 V) or internal reference, SCLK frequency = 25 MHz, fixed channel at CONV mode 00, analog input signal source resistance = 25 Ω (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP†	MAX	UNIT			
Digital Input										
VIH	High-level contro	ol input voltage	$DV_{DD} = 5 V$ $DV_{DD} = 3 V$			3.8 2.1			V	
V _{IL}	Low-level contro	l input voltage	$DV_{DD} = 5 V$ $DV_{DD} = 3 V$					0.8	٧	
liн	High-level input	current	$V_I = DV_{DD}$				0.005	2.5	μΑ	
I _{IL}	Low-level input of	current	V _I = DGND			-2.5	0.005		μΑ	
	Input capacitano	е					20	25	pF	
Digital output			•		•	•		<u> </u>		
VOН	High-level digital		I _O = -0.2 mA	$DV_{DD} = 5 V$ $DV_{DD} = 3 V$		4.2 2.4			V	
Vol	Low lovel digital output		DV _{DD} = 5 V	$I_O = 0.8 \text{ mA}$ $I_O = 50 \mu\text{A}$				0.4	V	
VOL			DV _{DD} = 3 V	$I_{O} = 0.8 \text{ mA}$ $I_{O} = 50 \mu\text{A}$				0.4	•	
loz	Off-state output (high-impedance		$V_O = DV_{DD}$ $V_O = DGND$	CS = DV _{DD}		-1	0.02 -0.02	1	μΑ	
Power Supply						-				
AV _{DD} DV _{DD}	Supply voltage					4.5 2.7	5 5	5.5 5.5	V V	
lcc	Power supply	AV _{DD} current-		ck is internal OS , AVD = 5.5 V t	•		2.8	3.6	6 mA	
100	current	DV _{DD} current- DI _{CC}	CS = DGND	, 7.V DD = 0.0 V V	.o 4.o v,		1.2	2	1117 (
1			For all digital in	puts DV _{DD} or	SCLK ON		175	240		
ICC(SW)	Softwarpower-do	owpowerupplyurrent	DGND, $\overline{CS} = DV_{DD}$, $AV_{DD} = 5.5 \text{ V}$ SCLK OFF		SCLK OFF		20		μA	
I _{CC(Autodown)}	Autopower-down power supply		For all digital in DGND, AVDD:		SCLK ON		175	230	μΑ	
OO(Adiodowii)	current		External reference SCLK OFF			20		F		
Operating temp	erature		C suffix		0		70	°C		
			I suffix		-40		85			

[†] All typical values are at $T_A = 25$ °C.



SLAS266C - OCTOBER 2000 - REVISED MAY 2003

general electrical characteristics over recommended operating free-air temperature range, single-ended input, normal long sampling, 200 KSPS, AV $_{\rm DD}$ = 5 V, external reference (V $_{\rm REFP}$ = 4 V, V $_{\rm REFM}$ = 0 V) or internal reference, SCLK frequency = 25 MHz, fixed channel at CONV mode 00, analog input signal source resistance = 25 Ω (unless otherwise noted) (continued)

	PARAMETER	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
Resolution	n		14			bits
Analog In	put					
Voltage rar	nge		0 Re		eference	V
Leakage c	urrent			0.01	0.05	μΑ
Capacitano	ce				30	pF
Reference	•					-
	Internal reference voltage		3.85	4	4.07	V
	Internal reference temperature coefficient			100		ppm/°C
	Internal reference source current			1.8	2.5	mA
	Internal reference startup time			20		ms
VREFP	External positive reference voltage		3		5	V
VREFM	External negative reference voltage		0	AGND		V
		No conversion (AV _{DD} = 5 V, $\overline{\text{CS}} = \text{DV}_{\text{DD}}$, SCLK = DGND)	100			МΩ
	External reference input impedance	Normal long sampling (AV _{DD} = 5 V, CS = DGND, SCLK = 25 MHz, External conversion clock)	8.3	12.5		kΩ
		No conversion (V _{REFP} = AV _{DD} = 5 V, <u>V_{REFM}</u> = AGND, External reference, CS = DV _{DD})		1.5		μА
	External reference current	Normal long sampling (AV _{DD} = 5 V, CS = DGND, SCLK = 25 MHz external conversion clock at V _{REF} = 5 V)		0.4	0.6	mA
Throughp	ut Rate					
f	Internal oscillation frequency	DV _{DD} = 2.7 V to 5.5 V	6.5			MHz
		Internal OSC, 6.5 MHz minute			2.785	
t(conv)	Conversion time	Conversion clock is external source, SCLK = 25 MHz (see Note 1)		2.895		μs
	Acquisition time	Normal short sampling		1.2		μs
	Throughput rate (see Note 2)	Normal long sampling, fixed channel in mode 00 or 01	200			KSPS
DC Accura	acy—Normal Long Sampling	·	•			-
EL	Integral linearity error	See Note 3	-1	±0.5	1	LSB
ED	Differential linearity error		-1	±0.5	1	LSB
EO	Zero offset error	See Note 4	-3	±0.6	3	LSB
E _(g+)	Gain error	See Note 4	0	5	12	LSB

 $\overline{\dagger}$ All typical values are at $T_A = 25^{\circ}$ C.

NOTES: 1. Conversion time $t_{(CONV)} = (18x4 / SCLK) + 15 \text{ ns.}$

- 2. This is for a fixed channel in conversion mode 00 or 01. When switching the channels, additional multiplexer setting time is required to overcome the memory effect of the charge redistribution DAC (refer to Figure 8).
- 3. Linear error is the maximum deviation from the best fit straight line through the A/D transfer characteristics.
- 4. Zero offset error is the difference between 0000000000000 and the converted output for zero input voltage; gain error is the difference between 1111111111111 and the converted output for full-scale input voltage. The full-scale input voltage is equal to the reference voltage being used.



SLAS266C - OCTOBER 2000 - REVISED MAY 2003

general electrical characteristics over recommended operating free-air temperature range, single-ended input, normal long sampling, 200 KSPS, AV $_{DD}$ = 5 V, external reference (V $_{REFP}$ = 4 V, V $_{REFM}$ = 0 V) or internal reference, SCLK frequency = 25 MHz, fixed channel at CONV mode 00, analog input signal source resistance = 25 Ω (unless otherwise noted) (continued)

	PARAMETER	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT	
DC Accu	racy—Normal Short Sampling						
EL	Integral linearity error	See Note 3		±0.8		LSB	
ED	Differential linearity error			±0.6		LSB	
EO	Zero offset error	See Note 4	-3	±0.6	3	LSB	
E _(g+)	Gain error	See Note 4	0	5	12	LSB	
AC Accu	racy—Normal Long Sampling				<u> </u>		
SINAD	Cianal to paige ratio , distantian	f _i = 20 kHz	78.6	80.8		40	
SINAD	Signal-to-noise ratio + distortion	f _i = 100 kHz		77.6		dB	
THD	Total harmonia distortion	f _i = 20 kHz		-95	-90	dB	
IHU	Total harmonic distortion	f _i = 100 kHz		-88		ав	
CEDB	Courieus free dunamia range	f _i = 20 kHz	90	97		40	
SFDR	Spurious free dynamic range	f _i = 100 kHz		89		dB	
ENOR	Effective number of hite	f _i = 20 kHz	12.8	13.1		Dita	
ENOB	Effective number of bits	f _i = 100 kHz		12.6		Bits	
CNID	Circulto naine natio	f _i = 20 kHz	79	81		4 D	
SNR	Signal-to-noise ratio	f _i = 100 kHz		78		dB	
	Channel-to-channel isolation (see Notes 2 and 5)	Fixed channel in conversion mode 00, f _i = 35 kHz		100		dB	
	Analas isput has duidth	Full power bandwidth, -1 dB		2		NAL 1-	
	Analog input bandwidth	Full power bandwidth, -3 dB		2.5		MHz	
AC Accu	racy—Normal Short Sampling						
SINAD	Signal-to-noise ratio + distortion	rel to poice ratio L distortion fi = 20 kHz		78.9		dB	
SINAD	Signal-to-hoise ratio + distortion	$f_i = 100 \text{ kHz}$	77.6			uБ	
THD	Total harmonic distortion	$f_i = 20 \text{ kHz}$		-95		dB	
טווו	Total Harmonic distortion	$f_i = 100 \text{ kHz}$		-88		uБ	
SNR	Signal to paiga ratio	f _i = 20 kHz	79			dB	
SINK	Signal-to-noise ratio	$f_i = 100 \text{ kHz}$		78		uБ	
ENOB	Effective number of bits	$f_i = 20 \text{ kHz}$		12.8		Bits	
LNOB	Ellective fluitiber of bits	$f_i = 100 \text{ kHz}$		12.6		סווס	
CEDD Countains for a description		f _i = 20 kHz		97		٩D	
SFDR	Spurious free dynamic range	f _i = 100 kHz	89			dB	
	Channel-to-channel isolation (see Notes 2 and 5)	Fixed channel in conversion mode 00, f _i = 35 kHz		100		dB	
	Analog input bandwidth	Full power bandwidth, -1 dB		2		MHz	
	Analog Input bandwidth	Full power bandwidth, -3 dB		2.5		1711 12	

[†] All typical values are at $T_A = 25$ °C.

NOTES: 2. This is for a fixed channel in conversion mode 00 or 01. When switching the channels, additional multiplexer setting time is required to overcome the memory effect of the charge redistribution DAC (refer to Figure 8).

- 3. Linear error is the maximum deviation from the best fit straight line through the A/D transfer characteristics.
- 4. Zero offset error is the difference between 0000000000000 and the converted output for zero input voltage; gain error is the difference between 111111111111 and the converted output for full-scale input voltage. The full-scale input voltage is equal to the reference voltage being used.
- 5. It is measured by applying a full-scale of 35 kHz signal to other channels and determining how much the signal is attenuated in the channel of interest. The converter samples this examined channel continuously. The channel-to-channel isolation is degraded if the converter samples different channels alternately (refer to Figure 8).



SLAS266C - OCTOBER 2000 - REVISED MAY 2003

timing requirements over recommended operating free-air temperature range, $AV_{DD} = 5 \text{ V}$, $V_{REFM} = 0 \text{ V}$, $V_{REFM} = 0$

SCLK, SDI, SDO, EOC and INT

	PARAMETERS	MIN	TYP MAX	UNIT	
	DV _D		100		
^t c(1)	Cycle time of SCLK at 25-pF load	DV _{DD} = 5 V	40†		ns
t _{w(1)}	Pulse width, SCLK high time at 25-pF load		40%	60%	t _{c(1)}
	Pire time for INT FOO at 40 of lead	$DV_{DD} = 5 V$		6	
tr(1)	Rise time for INT, EOC at 10-pF load	DV _{DD} = 2.7 V		10	ns
	5 H 5	$DV_{DD} = 5 V$		6	
^t f(1)	Fall time for INT, EOC at 10-pF load	DV _{DD} = 2.7 V		10	ns
t _{su(1)}	Setup time, new SDI valid (reaches 90% final level) before falling edge of sload	6	-	ns	
^t h(1)	Hold time, old SDI hold (reaches 10% of old data level) after falling edge o 25-pF load	f SCLK, at	0	-	ns
	Delay time, new SDO valid (reaches 90% of final level) after SCLK rising	DV _{DD} = 5 V	0	10	
^t d(1)	edge, at 10-pF load	DV _{DD} = 2.7 V	0	23‡	ns
^t h(2)	Hold time, old SDO hold (reaches 10% of old data level) after SCLK rising load	0	-	ns	
td(2) Delay time, delay from sixteenth SCLK falling edge to EOC falling edge, normal sampling, at 10-pF load				6	ns
Delay time, delay from the sixteenth falling edge of SCLK to INT falling edge, at 10-pF load [see the (‡) double dagger note and Note 6]				t _(conv) + 6	μs

[†] The minimum pulse width of SCLK high is 12.5 ns. The minimum pulse width of SCLK low is 12.5 ns.


NOTE 6: For normal short sampling, t_{d(3)} is the delay from 16th falling edge of SCLK to INT falling edge.

For normal long sampling, t_{d(3)} is the delay from 48th falling edge of SCLK to the falling edge of INT.

Conversion time, t_(CONV) is equal to 18×OSC + 15 ns when using internal OSC as conversion clock, or 72×t_{C(1)} + 15 ns when external SCLK is conversion clock source.



[‡] Specified by design



NOTES: A. For normal long sampling, $t_{d(2)}$ is the delay time of $\overline{\text{EOC}}$ low after the falling edge of 48th SCLK. B. For normal long sampling, $t_{d(3)}$ is the delay time of $\overline{\text{INT}}$ low after the falling edge of 48th SCLK.

For normal long sampling, t_{d(3)} is the delay time of INT low after the falling edge of 48th SCLK.

— — — The dotted line means signal may or may not exist, depending on application. It must be ignored.

Normal sampling mode, CS initiates the conversion, FS must be tied to high. When CS is high, SDO is in Hi-Z; all inputs (FS, SCLK, SDI) are inactive and are ignored.

Figure 1. Critical Timing for SCLK, SDI, SDO, EOC and INT




timing requirements over recommended operating free-air temperature range, $AV_{DD} = 5 \text{ V}$, $V_{REFP} = 5 \text{ V}$, $V_{REFM} = 0 \text{ V}$, $V_{REFM} = 0$

CS trigger

	PARAMETERS	MIN	TYP	MAX	UNIT	
t _{su(2)}	Setup time, CS falling edge before SCLK rising edge, at 25-pF load		12			ns
t _{d(4)} Delay time, delay time from 16th SCLK falling edge to $\overline{\text{CS}}$ rising edge, at 25-pF load ‡						ns
t _{w(2)} Pulse width, $\overline{\text{CS}}$ high time at 25-pF load						t _{c(1)}
	Delay time, delay from CS falling edge to MSB of SDO valid (reaches 90%	$DV_{DD} = 5 V$	0		12	
^t d(5)	final level), at 10-pF load	$DV_{DD} = 2.7 V$	0		30†	ns
^t d(6)	t _{d(6)} Delay time, delay from CS rising edge to SDO 3-state, at 10-pF load				6	ns
+ · /=>	Delay time, delay from CS falling edge to INT rising edge, at 10-pF load	$DV_{DD} = 5 V$	0		6	ns
^t d(7)	Delay time, delay from CS failing edge to INT fising edge, at 10-pr load		0		16†	115

[†] Specified by design

[‡] For normal short sampling, t_d(4) is the delay time from 16th SCLK falling edge to \overline{CS} rising edge. For normal long sampling, t_d(4) is the delay time from 48th SCLK falling edge to \overline{CS} rising edge.



NOTE A: ———— The dotted line means signal may or may not exist, depending on application. It must be ignored.

Normal sampling mode, \overline{CS} initiates the conversion, FS must be tied to high. When \overline{CS} is high, SDO is in Hi-Z, all inputs (FS, SCLK, SDI) are inactive and are ignored. Parts with date code earlier than 13XXXXX have these discrepancies:

(Date code is a 7 digit code next to the TI where the first digit indicates the year and the second digit is the month of production. 13, in this case, is 2001 and the month of March.)

FS is not ignored even if the device is in microcontroller mode (CS triggered).

FS must be tied to DV_{DD}.

Figure 2. Critical Timing for CS Trigger




timing requirements over recommended operating free-air temperature range, $AV_{DD} = 5 \text{ V}$, $V_{REFM} = 0 \text{ V}$, $V_{REFM} = 0$

FS trigger

	PARAMETERS			TYP	MAX	UNIT
^t d(8)	Delay time, delay from CS falling edge to FS rising edge, at 25-p	F load	0.5			tc(1)
t _{su(3)}	Setup time, FS rising edge before SCLK falling edge, at 25-pF lo	oad	0.25×t _{c(1)}		$0.5 \times t_{c(1)} + 5$	ns
t _{w(3)}				^t c(1)	1.25×t _{c(1)}	ns
	Delay time, delay from FS rising edge to MSB of SDO valid				26†	
^t d(9)	(reaches 90% final level) at 10-pF load	DV _{DD} = 2.7 V			30†	ns
^t d(10)	t _{d(10)} Delay time, delay from FS rising edge to next FS rising edge at 25-pF load					μs
	Delay time, delay from FS rising edge to INT rising edge at		0		6†	
^t d(11)	10-pF load	DV _{DD} = 2.7 V			16†	ns

[†]Specified by design



NOTE A: --- The dotted line means signal may or may not exist, depending on application. It must be ignored.

Normal sampling mode, FS initiates the conversion, \overline{CS} can be tied to low. When \overline{CS} is high, SDO is in Hi-Z, all inputs (FS, SCLK, SDI) are inactive and are ignored.

Parts with date code earlier than 13XXXXX have these discrepancies:

(Date code is a 7 digit code next to the TI where the first digit indicates the year and the second digit is the month of production. 13, in this case, is 2001 and the month of March.)

SDO MSB (OD[15]) comes out from the falling edge of $\overline{\text{CS}}$ instead of FS rising edge in DSP mode (FS triggered).

Figure 3. Critical Timing for FS Trigger




timing requirements over recommended operating free-air temperature range, $AV_{DD} = 5 \text{ V}$, $V_{REFP} = 5 \text{ V}$, $V_{REFM} = 0 \text{ V}$, SCLK frequency = 25 MHz (unless otherwise noted) (continued)

CSTART trigger

	PARAMETERS	MIN	TYP	MAX	UNIT
^t d(12)	Delay time, delay from CSTART rising edge to EOC falling edge, at 10-pF load	0	15	21	ns
t _W (4)	Pulse width $\overline{\text{CSTART}}$ low time: $t_{W(L)}(\overline{\text{CSTART}})$, at 25-pF load	t(sample - ref)+0.4	Note 7		μs
^t d(13)	Delay time, delay from CSTART rising edge to CSTART falling edge, at 25-pF load	t(conv) +15	Notes 7 and 8		ns
^t d(14)	Delay time, delay from CSTART rising edge to INT falling edge, at 10-pF load	t(conv) +15	Notes 7 and 8	t(conv)+21	ns
^t d(15)	Delay time, delay from CSTART falling edge to INT rising edge, at 10-pF load	0		6	μs

NOTES: 7.

- The pulse width of CSTART must be not less than the required sampling time. The delay from CSTART rising edge to following CSTART falling edge must not be less than the required conversion time. The delay from CSTART rising edge to the INT falling edge is equal to the conversion time.
- 8. The maximum rate of SCLK is 25 MHz for normal long sampling and 10 MHz for normal short sampling.



Extended Sampling

Figure 4. Critical Timing for Extended Sampling (CSTART Trigger)

detailed description

converter

The converters are a successive-approximation ADC utilizing a charge redistribution DAC. Figure 5 shows a simplified block diagram of the ADC. The sampling capacitor acquires the signal on Ain during the sampling period. When the conversion process starts, the control logic directs the charge redistribution DAC to add and subtract fixed amounts of charge from the sampling capacitor to bring the comparator into a balanced condition. When balanced, the conversion is complete and the ADC output code is generated.

detailed description (continued)




Figure 5. Simplified Block Diagram of the Successive-Approximation System

analog input range and internal test voltages

TLC3548 has eight analog inputs (TLC3544 has four) and three test voltages. The inputs are selected by the analog multiplexer according to the command entered (see Table 1). The input multiplexer is a break-before-make type to reduce input-to-input noise injection resulting from channel switching.

The TLC3544 and TLC3548 are specified for a unipolar input range of 0-V to 4-V when the internal reference is selected, and 0-V to 5-V when an external 5-V reference is used.

analog input mode

Two input signal modes can be selected: single-ended input and pseudodifferential input.




Figure 6. Simplified Pseudodifferential Input Circuit

Pseudodifferential input refers to the negative input, Ain(-); its voltage is limited in magnitude to ± 0.2 V. The input frequency limit of Ain(-) is the same as the positive input Ain(+). This mode is normally used for ground noise rejection or dc bias offset.

When pseudodifferential mode is selected, only two analog input channel pairs are available for the TLC3544 and four channel pairs for the TLC3548, because half the inputs are used as the negative input (see Figure 7).



analog input mode (continued)





Figure 7. Pin Assignment of Single-Ended Input vs Pseudodifferential Input

reference voltage

There is a built-in 4-V reference. If the internal reference is used, REFP is internally set to 4-V and REFM is set to 0-V. The external reference can be applied to the reference-input pins (REFP and REFM) if programmed (see Table 2). The REFM pin should connect to analog ground. REFP can be 3-V to 5-V. Install decoupling capacitors (10 μ F in parallel with 0.1 μ F) between REFP and REFM. Install compensation capacitors (10 μ F in parallel with 0.1 μ F for internal reference, 0.1 μ F only for external reference) between BGAP and AGND.

detailed description (continued)

ideal conversion characteristics



Unipolar Analog Input Voltage

1 LSB = 244 μV

data format

INP	UT DATA FORMAT (BINARY)	OUTPUT DATA	FORMAT READ CONVERSION/FIFO
MSB	LSB	MSB	LSB
ID[15:12]	ID[11:0]	OD[15:2]	OD[1:0]
Command	Configuration data field or filled with zeros	Conversion result	Don't Care

14-BIT **Unipolar Straight Binary Output: (USB)** Zero-scale code = V_{ZS} = 0000h, V_{code} = V_{REFM} Mid-scale code = V_{MS} = 2000h, V_{code} = $V_{REFP}/2$ Full-scale code = V_{FS} = 3FFFh, V_{code} = V_{REFT} - 1 LSB Unipolar Input, Binary 2's Complement Output: (BTC) Zero-scale code = V_{ZS} = 2000 h, V_{code} = V_{REFM} Mid-scale code = V_{MS} = 0000h, V_{code} = ($V_{REFP} - V_{REFM}$)/2 Full-scale code = V_{FS} = 1FFFh, V_{code} = V_{REFP} - 1 LSB



SLAS266C - OCTOBER 2000 - REVISED MAY 2003

detailed description (continued)

operation description

The converter samples the selected analog input signal, then converts the sample into digital output, according to the selected output format. The converter has four digital input pins (SDI, SCLK, \overline{CS} , and FS) and one digital output pin (SDO) to communicate with the host device. SDI is a serial data input pin, SDO is a serial data output pin, and SCLK is a serial clock from the host device. This clock is used to clock the serial data transfer. It can also be used as the conversion clock source (see Table 2). \overline{CS} and FS are used to start the operation. The converter has a \overline{CSTART} pin for an external hardware sampling and conversion trigger, and an \overline{INT}/EOC pin for interrupt purposes.

device initialization

After power on, the status of EOC/INT is initially high, and the input data register is set to all zeros. The device must be initialized before starting the conversion. The initialization procedure depends on the working mode. The first conversion result is ignored after power on.

Hardware Default Mode: Nonprogrammed Mode, Default. After power on, two consecutive active cycles initiated by $\overline{\text{CS}}$ or FS put the device into hardware default mode if SDI is tied to DV_{DD}. Each of these cycles must last 16 SCLKs at least. These cycles initialize the converter and load the CFR register with 800h (external reference, unipolar straight binary output code, normal long sampling, internal OSC, single-ended input, one-shot conversion mode, and EOC/ $\overline{\text{INT}}$ pin as $\overline{\text{INT}}$). No additional software configuration is required.

Software Programmed Mode: Programmed. When the converter has to be configured, the host must write A000h into the converter first after power on, then perform the WRITE CFR operation to configure the device.

start of operation cycle

Each operation consists of several actions that the converter takes according to the command from the host. The operation cycle includes three periods: command period, sampling period, and conversion period. In the command period, the device decodes the command from the host. In the sampling period, the device samples the selected analog signal according to the command. In the conversion period, the sample of the analog signal is converted to digital format. The operation cycle starts from the command period, which is followed by one or several sampling and conversion periods (depending on the setting) and finishes at the end of the last conversion period.

The operation cycle is initiated by the falling edge of $\overline{\text{CS}}$ or the rising edge of FS.

 $\overline{\text{CS}}$ Initiates The Operation: If FS is high at the falling edge of $\overline{\text{CS}}$, the falling edge of $\overline{\text{CS}}$ initiates the operation. When $\overline{\text{CS}}$ is high, SDO is in the high-impedance state, the signals on SDI, and SDO are ignored, and SCLK is disabled to clock the serial data. The falling edge of $\overline{\text{CS}}$ resets the internal 4-bit counter and enables SDO, SDI, and SCLK. The MSB of the input data via SDI, ID[15], is latched at the first falling edge of SCLK following the falling edge of $\overline{\text{CS}}$. The MSB of output data from SDO, OD[15], is valid before this SCLK falling edge. This mode works as an SPI interface when $\overline{\text{CS}}$ is used as the slave select $(\overline{\text{SS}})$. It also can be used as a normal DSP interface if $\overline{\text{CS}}$ connects to the frame sync output of the host DSP. FS must be tied high in this mode.

FS Initiates The Operation: If FS is low at the falling edge of \overline{CS} , the rising edge of FS initiates the operation, resets the internal 4-bit counter, and enables SDI, SDO, and SCLK. The ID[15] is latched at the first falling edge of SCLK following the falling edge of FS. OD[15] is valid before this falling edge of SCLK. This mode is used to interface the converter with a serial port of the host DSP. The FS of the device is connected to the frame sync of the host DSP. When several devices are connected to one DSP serial port, \overline{CS} is used as chip select to allow the host DSP to access each device individually. If only one converter is used, \overline{CS} can be tied low.

After the initiation, the remaining SDI data bits (if any) are shifted in and the remaining bits of SDO (if any) are shifted out at the rising edge of SCLK. The input data are latched at the falling edge of SCLK, and the output data are valid before this falling edge of SCLK. After the 4-bit counter reaches 16, the SDO goes to a high-impedance state. The output data from SDO is the previous conversion result in one shot conversion mode, or the contents in the top of the FIFO when the FIFO is used (refer to Figure 21).



detailed description (continued)

command period

After the rising edge of FS (FS triggers the operation) or the falling edge of \overline{CS} (\overline{CS} triggers the operation), SDI, SDO, and SCLK are enabled. The first four SCLK clocks form the command period. The four MSBs of input data, ID[15:12], are shifted in and decoded. These bits represent one of the 4-bit commands from the host, which defines the required operation (see Table 1, Command Set). The four MSBs of output, OD[15:12], are also shifted out via SDO during this period.

The commands are SELECT/CONVERSION, WRITE CFR, FIFO READ, SW POWER DOWN, and HARDWARE DEFAULT mode. The SELECT/CONVERSION command includes SELECT ANALOG INPUT and SELECT TEST commands. All cause a select/conversion operation. They select the analog signal being converted, and start the sampling/conversion process after the selection. WRITE CFR causes the configuration operation, which writes the device configuration information into the CFR register. FIFO READ reads the contents in the FIFO. SW POWER DOWN puts the device into software power-down mode to save power. Hardware default mode sets the device into the hardware default mode.

After the command period, the remaining 12 bits of SDI are written into the CFR register to configure the device if the command is $WRITE\ CFR$. Otherwise, these bits are ignored. The configuration is retained in the autopower-down and software power-down state. If SCLK stops (while \overline{CS} remains low) after the first eight bits are entered, the next eight bits can be entered after SCLK resumes. The data on SDI are ignored after the 4-bit counter counts to 16 (falling edge of SCLK) or the low-to-high transition of \overline{CS} , whichever happens first.

The remaining 12 bits of output data are shifted out from SDO if the command is SELECT/CONVERSION or FIFO READ. Otherwise, the data on SDO are ignored. In any case, SDO goes into a high-impedance state after the 4-bit counter counts to 16 (falling edge of SCLK) or the low-to-high transition of \overline{CS} , whichever happens first.

SDI Bit D[15:12]		Ti 005 /0 00111111D			
BINARY	HEX	TLC3548 COMMAND	TLC3544 COMMAND		
0000b	0h	SELECT analog input channel 0	SELECT analog input channel 0		
0001b	1h	SELECT analog input channel 1	SELECT analog input channel 1		
0010b	2h	SELECT analog input channel 2	SELECT analog input channel 2		
0011b	3h	SELECT analog input channel 3	SELECT analog input channel 3		
0100b	4h	SELECT analog input channel 4	SELECT analog input channel 0		
0101b	5h	SELECT analog input channel 5	SELECT analog input channel 1		
0110b	6h	SELECT analog input channel 6	SELECT analog input channel 2		
0111b	7h	SELECT analog input channel 7	SELECT analog input channel 3		
1000b	8h	SW POWER DOWN			
1001b	9h	Reserved (test)			
1010b	Ah	WRITE CFR, the last 12 bits of SDI are written into CFR. This command resets FIFO.			
1011b	Bh	SELECT TEST, voltage = (REFP+REFM)/2 (see Notes 9 and 10)			
1100b	Ch	SELECT TEST, voltage = REFM (see Note 11)			
1101b	Dh	SELECT TEST, voltage = REFP (see Note 12)			
1110b	Eh	FIFO READ, FIFO contents is shown on SDO; OD[15:2] = result, OD[1:0] = xx			
1111b	Fh	Hardware default mode, CFR is loaded with 800h			

Table 1. Command Set (CMR)

- NOTES: 9. REFP is external reference if external reference is selected, or internal reference is programmed.
 - 10. The output code = mid-scale code + zero offset error + gain error.
 - 11. The output code = zero scale code + zero offset error.
 - 12. The output code = full-scale code + gain error.



detailed description (continued)

Table 2. Configuration Register (CFR) Bit Definition

SDI BIT	DEFINITION							
D11	Reference se 0: Internal (4			1: External				
D10		utput code format plar straight binary		1: Binary 2s com	plement			
D9	Sample period select for normal sampling 0: Long sampling (4X) 44 SCLKs				Don't care in extended sampling. 1: Short sampling (1X) 12 SCLKs			
D8	Conversion clock source select: 0: Conversion clock = Internal OSC			1: Conversion clo	ock = SCLK/4			
D7	Input mode select: 0: Single-ended			1: Pseudodifferer	1: Pseudodifferential. Pin configuration shown below.			
		Pin Configu	ation of TLC	3548	Pin Configuration of TLC3544			
	Pin No.	Single-ended	Pseudodiffe	rential polarity	Pin No.	Single-ended	Pseudodifferential polarity	
	9 10	A0 A1	PLUS MINUS	Pair A	9 10	A0 A1	PLUS Pair A MINUS	
	11 12	A2 A3	PLUS MINUS	Pair B	11 12	A2 A3	PLUS Pair B MINUS	
	13 14	A4 A5	PLUS MINUS	Pair C				
	15 16	A6 A7	PLUS MINUS	Pair D				
D[6:5]	Conversion m 00: One shot 01: Repeat m 10: Sweep m 11: Repeat sv	mode node ode						
D[4:3]	Sweep auto sequence select (Note: These bits only take effect in conversion mode 10 and 11.)							
		TL	C3548			TLC3544		
	Single ended	(by ch)	Pseudod	fferential (by pair)	Single ended (by ch)		Pseudodifferential (by pair)	
	00: 0-1-2-3-4-5-6-7 01: 0-2-4-6-0-2-4-6 10: 0-0-2-2-4-4-6-6 11: 0-2-0-2-0-2		01: A-B- 10: A-A-	N/A C-D-A-B-C-D B-B-C-C-D-D A-B-A-B-A-B 00: 0-1-2-3-0-1 01: 0-2-0-2-0-2 10: 0-0-1-1-2-2 11: 0-0-0-0-2-2		2-0-2-0-2 -2-2-3-3	00: N/A 01: A-B-A-B-A-B-A-B 10: N/A 11: A-A-A-B-B-B-B	
D2	EOC/INT pin function select: 0: Pin used as INT 1: Pin used as EOC (for mode 00 only)							
D[1:0]	FIFO trigger level (sweep sequence length). Don't care in one shot mode. 00: Full (INT generated after FIFO level 7 filled) 01: 3/4 (INT generated after FIFO level 5 filled) 10: 1/2 (INT generated after FIFO level 3 filled) 11: 1/4 (INT generated after FIFO level 1 filled)							

sampling period

The sampling period follows the command period. The selected signal is sampled during this time. The device has three different sampling modes: normal short mode, normal long mode, and extended mode.

Normal Short Sampling Mode: Sampling time is controlled by SCLK. It takes 12 SCLK periods. At the end of sampling, the converter automatically starts the conversion period. After configuration, normal sampling, except FIFO READ and WRITE CFR commands, starts automatically after the fourth falling edge of SCLK that follows the falling edge of \overline{CS} if \overline{CS} triggers the operation, or follows the rising edge of FS if FS initiates the operation.



SLAS266C - OCTOBER 2000 - REVISED MAY 2003

sampling period (continued)

Normal Long Sampling Mode: This mode is the same as normal short sampling, except that it lasts 44 SCLK periods.

Extended Sampling Mode: The external trigger signal, \overline{CSTART} , triggers sampling and conversion. SCLK is not used for sampling. SCLK is also not needed for conversion if the internal conversion clock is selected. The falling edge of \overline{CSTART} begins the sampling of the selected analog input. The sampling continues while \overline{CSTART} is low. The rising edge of \overline{CSTART} ends the sampling and starts the conversion (with about 15 ns internal delay). The occurrence of \overline{CSTART} is independent of the SCLK clock, \overline{CS} , and FS. However, the first \overline{CSTART} cannot occur before the rising edge of the 11th SCLK. In other words, the falling edge of the first \overline{CSTART} can happen at or after the rising edge of the 11th SCLK, but not before. The device enters the extended sampling mode at the falling edge of \overline{CSTART} and exits this mode once \overline{CSTART} goes to high followed by two consecutive falling edges of \overline{CS} or two consecutive rising edges of FS (such as one read data operation followed by a write CFR). The first \overline{CS} or FS does not cause conversion. Extended mode is used when a fast SCLK is not suitable for sampling, or when an extended sampling period is needed to accommodate different input signal source impedance.

conversion period

The conversion period is the third portion of the operation cycle. It begins after the falling edge of the 16th SCLK for normal short sampling mode, or after the falling edge of the 48th SCLK for normal long sampling, or on the rising edge of CSTART (with 15 ns internal delay) for extended sampling mode.

The conversion takes 18 conversion clocks plus 15 ns. The conversion clock source can be an internal oscillator, OSC, or an external clock, SCLK. The conversion clock is equal to the internal OSC if the internal clock is used, or equal to SCLK/4 when the external clock is programmed. To avoid premature termination of the conversion, enough time for the conversion must be allowed between consecutive triggers. EOC goes low at the beginning of the conversion period and goes high at the end of the conversion period. INT goes low at the end of this period.

conversion mode

Four different conversion modes (mode 00, 01, 10, 11) are available. The operation of each mode is slightly different, depending on how the converter samples and what host interface is used. Do not mix different types of triggers throughout the repeat or sweep operations.

One Shot Mode (Mode 00): Each operation cycle performs one sampling and one conversion for the selected channel. The FIFO is not used. When EOC is selected, it is generated while the conversion period is in progress. Otherwise, INT is generated after the conversion is done. The result is output through the SDO pin during the next select/conversion operation.

Repeat Mode (Mode 01): Each operation cycle performs multiple samplings and conversions for a fixed channel selected according to the 4-bit command. The results are stored in the FIFO. The number of samples to be taken is equal to the FIFO threshold programmed via D[1:0] in the CFR register. Once the threshold is reached, INT is generated, and the operation ends. If the FIFO is not read after the conversions, the data are replaced in the next operation. The operation of this mode starts with the WRITE CFR command to set conversion mode 01, then the SELECT/CONVERSION command, followed by a number of samplings and conversions of the fixed channel (triggered by CS, FS, or CSTART) until the FIFO threshold is hit. If CS or FS triggers the sampling, the data on SDI must be any one of the SELECT CHANNEL commands. This data is a dummy code for setting the converter in the conversion state. It does not change the existing channel selection set at the start of the operation until the FIFO is full. After the operation finishes, the host can read the FIFO, then reselect the channel and start the next REPEAT operation again; or immediately reselect the channel and start the next REPEAT operation (by issuing CS, FS, or CSTAR), or reconfigure the converter and then start a new operation according to the new setting. If CSTART triggers the sampling, the host can also immediately start the next REPEAT (on the current channel) after the FIFO is full. Besides, if FS initiates the operation and CSTART triggers the sampling and conversions, CS must not toggle during the conversion. This mode allows the host to set up the converter, continue monitoring a fixed input, and to get a set of samples as needed.




conversion mode (continued)

Sweep Mode (Mode 10): During each operation, all of the channels listed in the sweep sequence (D[4:3] of the CFR register) are sampled and converted at one time according to the programmed sequence. The results are stored in the FIFO. When the FIFO threshold is reached, an interrupt (INT) is generated, and the operation ends. If the FIFO threshold is reached before all of the listed channels are visited, the remaining channels are ignored. This allows the host to change the sweep sequence length. The mode 10 operation starts with the WRITE CFR command to set the sweep sequence. The following triggers (CS, FS, or CSTART, depending on the interface) start the samplings and conversions of the listed channels in sequence until the FIFO threshold is hit. If $\overline{\mathsf{CS}}$ or FS starts the sampling, the SDI data must be any one of the SELECT commands to set the converter in the conversion state. However, this command is a dummy code. It does not change the existing conversion sequence. After the FIFO is full, the converter waits for the FIFO READ. It does nothing before the FIFO READ or the WRITE CFR command is issued. The host must read the FIFO completely or write the CFR. If CSTART triggers the samplings, the host must issue an extra SELECT/CONVERSION command (select any channel) via $\overline{\text{CS}}$ or FS after the FIFO READ or WRITE CFR. This extra period is named the arm period and is used to set the converter into the conversion state, but does not affect the existing conversion sequence. Besides, if FS initiates the operation and CSTART triggers the sampling and conversions, CS must not toggle during the conversion.

Repeat Sweep Mode (Mode 11): This mode works in the same way as mode 10, except that it is not necessary to read the FIFO before the next operation after the FIFO threshold is hit. The next SWEEP can repeat immediately, but the contents in the FIFO are replaced by the new results. The host can read the FIFO completely, then issue the next SWEEP or repeat the SWEEP immediately (with the existing sweep sequence) by issuing sampling/conversion triggers (CS, FS or CSTART) or change the device setting with the WRITE CFR.


The memory effect of charge redistribution DAC exists when the mux switches from one channel to another. This degrades the channel-to-channel isolation if the channel changes after each conversion. For example, in mode 10 and 11, the isolation is about 70 dB for the sweep sequence 0-1-2-3-4 (refer to Figure 8). The memory effect can be reduced by increasing the sampling time or using the sweep sequence 0-0-2-2-4-4-6-6 and ignoring the first sample of each channel. Figure 8 shows the typical isolation vs throughput rate when applying a sine signal (35 kHz, $3.5 \text{ V}_{\text{p-p}}$) on CH0 and dc on CH1 converting both channels alternately and measuring the attenuation of the sine wave in CH1.


CHANNEL-TO-CHANNEL ISOLATION





operation cycle timing





† Non JEDEC terms used.

After the operation is finished, the host has several choices. Table 3 summarizes operation options.

operation cycle timing (continued)

Table 3. Operation Options

MODE	CONVERSION IS INITIATED BY							
	<u>cs</u>	FS	CSTART					
00	Issue new Select/Read operation to read data and start new conversion. Reconfigure the device.	Issue new Select/Read operation to read data and start new conversion. Reconfigure the device.	Issue new CSTART to start next conversion; old data lost. Issue new Select/Read operation to read data—Issue new CSTART to start new conversion. Reconfigure the device.					
01	1. Read FIFO—Select Channel—Start new conversion. Channel must be selected after FIFO READ. 2. Select Channel—Start new conversion (old data lost) 3. Configure device again.	1. Read FIFO—Select Channel—Start new conversion. Channel must be selected after FIFO READ. 2. Select Channel—Start new conversion (old data lost) 3. Configure device again.	 Read FIFO—Select channel—Start new conversion. Channel must be selected after FIFO READ. Start new conversion (old data lost) with existing setting. Configure device again. 					
10	Read FIFO—Start new conversion with existing setting. Configure device—New conversion (old data lost)	Read FIFO—Start new conversion with existing setting. Configure device—New conversion (old data lost)	Read FIFO—Arm Period—Start new conversion with existing setting Configure device—Arm Period—New conversion (old data lost)					
11	 Read FIFO—Start new conversion with existing setting. Start new conversion with the existing setting. Configure device—Start new conversion with new setting. 	Read FIFO—Start new conversion with existing setting Start new conversion with the existing setting. Configure Device—Start new conversion with new setting.	Read FIFO—Arm Period—Start new Conversion with existing setting Start new conversion with existing setting. (old data lost) Configure device—Arm Period—New conversion with new setting.					

operation timing diagrams

The FIFO read and write CFR are nonconversion operations. The conversion operation performs one of four types of conversion: mode 00, 01, 10, and 11

Write Cycle (WRITE CFR Command): Write cycle does not generate EOC or INT, nor does it carry out any conversion.




Figure 9. Write Cycle, FS Initiates Operation



operation timing diagrams




Figure 10. Write Cycle, CS Initiates Operation, FS = 1

FIFO Read Operation: When the FIFO is used, the first command after INT is generated is assumed to be the FIFO read. The first FIFO content is sent out immediately before the command is decoded. If this command is not a FIFO read, the output is terminated. Using more layers of the FIFO reduces the time taken to read multiple conversion results, because the read cycle does not generate an EOC or INT, nor does it make a data conversion. Once the FIFO is read, the entire contents in the FIFO must be read out. Otherwise, the remaining data is lost.




Figure 11. FIFO Read Cycle, CS Initiates Operation, FS = 1



conversion operation




Figure 12. Mode 00, CS Initiates Operation




Figure 13. Mode 00, FS Initiates Operation






Figure 14. Mode 00, CSTART Triggers Sampling/Conversion, FS Initiates Select




Figure 15. Mode 01, FS Initiates Operations




Figure 16. Mode 01, CSTART Triggers Samplings/Conversions



conversion operation (continued)






Figure 17. Mode 10, FS Initiates Operations



- Command = Configure Write for Mode 10, FIFO Threshold = 1/2 Full, Sweep Sequence: 0-0-2-2
- COMMAND = Select Any Channel COMMAND = Read FIFO





- Command = Configure Write for Mode 11, FIFO
- Threshold = 1/2 Full, Sweep Sequence: 0–1–2–3 COMMAND = Select Any Channel
 - START 2nd Sweep conversion immediately (NO FIFO READ) after the 1st SWEEP completed.

COMMAND = Read FIFÓ

Figure 19. Mode 11, CS Initiates Operations



conversion operation (continued)




Figure 20. Mode 11, CSTART Triggers Samplings/Conversions


conversion clock and conversion speed

The conversion clock source can be the internal OSC, or the external clock SCLK. When the external clock is used, the conversion clock is equal to SCLK/4. It takes 18 conversion clocks plus 15 ns to finish the conversion. If the external clock is selected, the conversion time (not including sampling time) is $18X(4/f_{SCLK})+15$ ns. Table 4 shows the maximum conversion rate (including sampling time) when the analog input source resistor is $1 \text{ k}\Omega$.

Table 4. Maximum Conversion Rate

DEVICE	SAMPLING MODE	CONVERSION CLK	MAX SCLK (MHz)	CONVERSION TIME (us)	RATE (KSPS)
	Short (16 SCLK)	External SCLK/4	10	8.815	113.4
TLC3544/48	Long (48 SCLK)	External SCLK/4	25	4.815	207.7
(Rs = 1000)	Short (16 SCLK)	Internal 6.5 MHz	10	4.385	228
	Long (48 SCLK)	Internal 6.5 MHz	25	4.705	212.5

FIFO operation



FIFO Threshold Pointer

Figure 21. FIFO Structure



SLAS266C - OCTOBER 2000 - REVISED MAY 2003

FIFO operation (continued)

The device has an 8-level FIFO that can be programmed for different thresholds. An interrupt is sent to the host after the preprogrammed threshold is reached. The FIFO is used to store conversion results in mode 01, 10, and 11, from either a fixed channel or a series of channels according to a preprogrammed sweep sequence. For example, an application may require eight measurements from channel 3. In this case, if the threshold is set to full, the FIFO is filled with 8 data conversions sequentially taken from channel 3. Another application may require data from channel 0, 2, 4, and 6 in that order. The threshold is set to 1/2 full and sweep sequence is selected as 0–2–4–6–0–2–4–6. An interrupt is sent to the host as soon as all four data conversions are in the FIFO. The FIFO is reset after a power on and a WRITE CFR operation. The contents of the FIFO are retained during autopower down and software power down.

Powerdown: The device has two power-down modes.

AutoPower-Down Mode: The device enters the autopower-down state at the end of a conversion.

In autopower-down, the power consumption reduces to about 1.8 mA when an internal reference is selected. The built-in reference is still on to allow the device to resume quickly. The resumption is fast enough for use between cycles. An active $\overline{\text{CS}}$, FS, or $\overline{\text{CSTART}}$ resumes the device from power-down state. The power current is 20 μ A when an external reference is programmed and SCLK stops.

Software Power-Down Mode: Writing 8000h to the device puts the device into the software power-down state, and the entire chip (including the built-in reference) is powered down. The power current is reduced to about $20\,\mu\text{A}$ if SCLK stops. Deselect $\overline{\text{CS}}$ to save power once the device is in the software power-down mode. An active $\overline{\text{CS}}$, FS, or $\overline{\text{CSTART}}$ restores the device. There is no time delay when an external reference is selected. However, if an internal reference is used, it takes about 20 ms to warm up.

The configuration register is not affected by any of the power-down modes but the sweep operation sequence must be started over again. All FIFO contents are retained in both power-down modes.



INTEGRAL NONLINEARITY vs DIGITAL OUTPUT CODE




Figure 22

DIFFERENTIAL NONLINEARITY

DIGITAL OUTPUT CODE







Figure 23

























POST OFFICE BOX 655303 ● DALLAS, TEXAS 75265




SUPPLY CURRENT AT SOFTWARE POWER-DOWN vs FREE-AIR TEMPERATURE



SUPPLY CURRENT AT AUTOPOWER-DOWN

vs FREE-AIR TEMPERATURE





APPLICATION INFORMATION

interface with host

Figure 34 shows examples of the interface between a single converter and a host DSP (TMS320C54 x^{TM} DSP) or microprocessor. The C54x is set as FWID = 1 (active pulse width = 1CLK), (R/X) DATDLY = 1 (1 bit data delay), CLK(X/R)P = 0 (transmit data are clocked out at rising edge of CLK, receive data are sampled on falling edge of CLK), and FS(X/R)P = 1 (FS is active high). If multiple converters connect to the same C54x, use \overline{CS} as the chip select.

The host microprocessor is set as the SPI master with CPOL = 0 (active high clock), and CPHA = 1 (transmit data is clock out at rising edge of CLK, receive data are sampled at falling edge of CLK). 16 bits (or more) per transfer is required.




Figure 34. Typical Interface to Host DSP and Microprocessor

sampling time analysis

Figure 35 shows the equivalent analog input circuit of the converter. During the sampling, the input capacitor, C_i , has to be charged to V_C , $(V_C = V_S \pm voltage of 1/4 LSB = V_S \pm [V_S/65532] for 14 bit converter).$

$$t_{(S)} = R_t \times C_i \times In$$
 (65532) where $R_t = R_S + r_i$, $t_{(S)} = Sampling$ time




Figure 35. Equivalent Input Circuit Including the Driving Source

TMS320C54x is a trademark of Texas Instruments



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated