CMOS 8-BIT MICROCONTROLLER

TMP87CM24F

The TMP87CM24 are the high speed and high performance 8-bit single chip microcomputers. These MCU contain, large ROM, RAM, input/output ports, LCD driver, a 8-bit A/D converter, four multi-function timer/counters, two serial interfaces, and two clock generators on chip.

PART No.	ROM	RAM	PACKAGE	OTP MCU
* TMP87CM24	32K × 8-bit	2K × 8-bit	LQFP100-P- 1414-0.50C	* TMP87PP24

Note: *; Under development


FEATURES

- 8-bit single chip microcomputer TLCS-870 Series
- •Instruction execution time: 0.5 μ s (at 8 MHz), 122 μ s (at 32 kHz)
- 129 types & 412 basic instructions
 - Multiplication and Division (8bits \times 8bits , 16bits \div 8bits) : Execution time 3.5 μ s (at 8 MHz)
 - Bit manipulations (Set/Clear/Complement/Load/Store/Test/Exclusive OR)
 - 16-bit data operations
 - 1-byte jump/call (Short relative jump / Vector call)
- 14 interrupt sources (External: 5, Internal: 9)
 - All sources have independent latches each, and nested interrupt control is available
 - 4 edge-selectable external interrupts with noise reject
 - High-speed task switching by register bank changeover
- 10 Input/Output ports (Max. 69 pins)
- Two 16-bit Timer/Counters
 - Timer, Event counter, Frequency measurement, Pulse width measurement modes
- Two 8-bit Timer/Counters
 - Timer, Event counter, Capture (Pulse width/duty measurement), PWM output, PDO modes
- ◆Time Base Timer (Interrupt frequency: 1 Hz to 16384 kHz)
- ◆Divider output function (frequency: 1 kHz to 8 kHz)
- Watchdog Timer
- ◆Two 8-bit Serial Interfaces
 - Each 8 bytes transmit/receive data buffer
 - Internal/external serial clock, and 4/8-bit mode
- LCD driver
 - Built-in voltage booster for LCD driver
 - With displaymemory
 - LCD direct drive capability (Max. 40 seg × 4 com)
 - 1/4, 1/3, 1/2 duty or static drive are programmably selectable
- 8-bit successive approximate type A/D converter with sample and hold
 - 8 analog inputs
 - Conversion time: 23 μ s / 92 μ s (at 8 MHz)
- Dual clock operation (optinal)
- Five Power saving operating modes
 - STOP mode: Oscillation stops. Battery/Capacitor back-up. Port output hold/high-impedance.
 - SLOW mode: Low power consumption operation using low-frequency clock (32.768 kHz).
 IDLE1 mode: CPU stops, and Peripherals operate using
 - - high-frequency clock.
 - Release by interrupts.
 - IDLE2 mode: CPU stops, and Peripherals operate using high and low frequency clock.
 - Release by interrupts.
 - SLEEP mode: CPU stops, and Peripherals operate using low-frequency clock.
 - Release by interrupts.
 - igoplus Operating Voltage: 2.2 to 5.5 V at 4.2 MHz / 32.768 kHz, 4.5 to 5.5 V at 8 MHz.
 - ►Emulation Pod: BM87CP24F0A




PIN ASSIGNMENTS (TOP VIEW)

LQFP100-P-1414-0.50C



BLOCK DIAGRAM



PIN FUNCTION

TOSHIBA

PIN NAME	Input / Output	FUNC	TION		
P07 to P00		8-bit programmable input/output port			
P17, P16	1/0	(tri-state).			
P15 (TC2)	I/O (Input)	Each bit of these ports can be individually	Timer/Counter 2 input		
P14 (PPG)	1/0 (O-tt)	configured as an input or an output	Programmable pulse generator output		
P13 (DVO)	I/O (Output)	under software control.	Divider output		
P12 (INT2 / TC1)		When used as timer/counter in or external interrupt input, the latch must be set to	External interrupt input 2 or Timer/Counter 1 input		
P11 (INT1)	I/O (Input)	"0". When used as PPG output or divider	External interrupt input 1		
P10 (INTO)		output, the latch must be set to "1".	External interrupt input 0		
P22 (XTOUT)	I/O (Output)	3-bit input/output port with latch.	Resonator connecting pins (32.768 kHz).		
P21 (XTIN)		When used as an input port, the latch	For inputting external clock, XTIN is used		
}	I/O (Input)	must be set to "1".	and XTOUT is opened. External interrupt input 5 or STOP mode		
P20 (INT5/STOP)		6-bit input/output port with latch.	release signal input		
P35 to P30	1/0	When used as input port, the latch must be s	et to "1".		
P47 (SO2)	I/O (Output)	O Little of the second little of	SIO2 serial data output		
P46 (SI2)	I/O (Input)	8-bit input/output port with latch.	SIO2 serial data input		
P45 (SCK2)	I/O (I/O)	When used as input port or a SIO	SIO2 serial clock input/output		
P44 (SO1)	I/O (Output)	input/output port, the latch must be set	SIO1 serial data output		
P43 (SI1)	I/O (Input)	to "1".	SIO1 serial data input		
P42 (SCK1)	I/O (I/O)		SIO1 serial clock input/output		
P41 (PWM/PDO)	I/O (Output)		8-bit PWM output, 8-bit programmable divider output		
P40 (INT3/TC3)	I/O (Input)		External interrupt input 3, Timer/Counter 3 input		
P57 (AIN07) to P50 (AIN00)	I/O (Input)	8-bit programmable input/output port (tri-state). Each bit of the port can be individually configured as an input or an output under software control. When used as analog input, the latch must be set to "0".	A/D converter analog inputs		
SEG39 (P80) to SEG32 (P87)	Output (I/O)	8-bit input/output port with latch.	LCD segment outputs. When used as		
SEG31 (P70) to SEG24 (P77)	Output (I/O)	When used as an input port, the latch	segment output, the control register of		
SEG23 (P60) to SEG16 (P67)	Output (I/O)	must be set to "1".	P6, P7, P8 and P9 must be set to "1".		
SEG 15 (P90) to SEG 12 (P93)	Output (I/O)				
SEG11 to SEG0	Output	LCD segment outputs			
COM3 to COM0	Output	LCD common outputs			
XIN, XOUT	Input, Output	Resonator connecting pins for high-frequenused and XOUT is opened.	cy clock. For inputting external clock, XIN is		
RESET	I/O	Reset signal input or watchdog timer output/address-trap-reset output			
TEST	Input	Test pin for out-going test. Be fixed to low.			
VDD, VSS	Dower Cumple	+5V, 0V (GND)			
VAREF, VASS	Power Supply	Analog reference voltage inputs (High, Low	•		
C0, C1, V1, V2, V3	LCD voltage booster pin	LCD voltage booster pin. Capacitors are red V1/V2/V3 pin and GND.	quired between C0 and C1 pin and between		

OPERATIONAL DESCRIPTION

1. CPU CORE FUNCTIONS

The CPU core consists of a CPU, a system clock controller, an interrupt controller, and a watchdog timer. This section provides a description of the CPU core, the program memory (ROM), the data memory (RAM), and the reset circuit.

1.1 Memory Address Map

The TLCS-870 Series is capable of addressing 64K bytes of memory. Figure 1-1 shows the memory address maps of the 87CM24. In the TLCS-870 Series, the memory is organized 4 address spaces (ROM, RAM, SFR, and DBR). It uses a memory mapped I/O system, and all I/O registers are mapped in the SFR/DBR address spaces. There are 16 banks of general-purpose registers. The register banks are also assigned to the first 128 bytes of the RAM address space.




Figure 1-1. Memory Address Maps

1.2 Program Memory (ROM)

The 87CM24 has a 32K \times 8-bit (addresses 8000_H-FFFF_H) of program memory (mask programmed ROM). Addresses FF00_H-FFFF_H in the program memory can also be used for special purposes.

- (1) Interrupt / Reset vector table (addresses FFE0_H-FFFF_H)

 This table consists of a reset vector and 15 interrupt vectors (2 bytes/vector). These vectors store a reset start address and interrupt service routine entry addresses.
- (2) Vector table for vector call instructions (addresses FFCO_H-FFDF_H)
 This table stores call vectors (subroutine entry address, 2 bytes/vector) for the vector call instructions [CALLV n]. There are 16 vectors. The CALLV instruction increases memory efficiency when utilized for frequently used subroutine calls (called from 3 or more locations).
- (3) Entry area (addresses FF00_H-FFFF_H) for **page call** instructions

 This is the subroutine entry address area for the page call instructions [CALLP n]. Addresses FF00_H-FFBF_H are normally used because address FFC0_H-FFFF_H are used for the vector tables.

Programs and fixed data are stored in the program memory. The instruction to be executed next is read from the address indicated by the current contents of the program counter (PC). There are relative jump and absolute jump instructions. The concepts of page or bank boundaries are not used in the program memory concerning any jump instruction.

Example: The relationship between the jump instructions and the PC.

- ① 5-bit PC-relative jump [JRS cc, \$+2+d] E8C4H: JRS T, \$+2+08H When JF = 1, the jump is made to E8CE_H, which is 08_H added to the contents of the PC. (The PC contains the address of the instruction being executed + 2; therefore, in this case, the PC contents are E8C4_H + 2 = E8C6_H.)
- ② 8-bit PC-relative jump [JR cc, \$+2+d] E8C4H: JR Z, \$+2+80H When ZF = 1, the jump is made to E846_H, which is FF80_H (-128) added to the current contents of the PC.
- 3 16-bit absolute jump [JP a] E8C4H: JP 0C235H An unconditional jump is made to address C235H. The absolute jump instruction can jump anywhere within the entire 64K-bytes space.




Figure 1-2. Program Memory Map

In the TLCS-870 Series, the same instruction used to access the data memory (e.g. [LD A, (HL)]) is also used to read out fixed data (ROM data) stored in the program memory. The register-offset PC-relative addressing (PC + A) instructions can also be used, and the code conversion, table look-up and n-way multiple jump processing can easily be programmed.

Loads the ROM contents at the address specified by the HL register pair contents into the accumulator (87CM24: HL≥ 8000_H): LD A, (HL) ; A←ROM (HL) Converts BCD to 7-segment code (common anode LED). When $A = 05_H$, 92_H is Example 2: output to port P6 after executing the following program: A, TABLE - \$ - 4 ; P6 ←ROM (TABLE + A) LD (P6), (PC + A)JRS T, SNEXT TABLE: 0C0H, 0F9H, 0A4H, 0B0H, 99H, 92H, 82H, 0D8H, 80H, 98H SNEXT: "\$" is a header address of ADD instruction. Notes: DB is a byte data difinition instruction. SHLC A (PC + A)N-way multiple jump in accordance with the contents of Example 3 : 34 accumulator ($0 \le A \le 3$): C2 SHLC ; if $A = 00_H$ then $PC \leftarrow C234_H$ Α 78 JΡ (PC + A)if $A = 01_H$ then $PC \leftarrow C378_H$ **C**3 if $A = 02_H$ then $PC \leftarrow DA37_H$ 37 DA if $A = 03_H$ then $PC \leftarrow E1B0_H$ В0 DW 0C234H, 0C378H, 0DA37H, 0E1B0H Note: DW is a word data definition instruction.

1.3 Program Counter (PC)

The program counter (PC) is a 16-bit register which indicates the program memory address where the instruction to be executed next is stored. After reset, the user defined reset vector stored in the vector table (addresses FFFF_H and FFFE_H) is loaded into the PC; therefore, program execution is possible from any desired address. For example, when C0_H and 3E_H are stored at addresses FFFF_H and FFFE_H, respectively, the execution starts from address C03E_H after reset.

The TLCS-870 Series utilizes pipelined processing (instruction pre-fetch); therefore, the PC always indicates 2 addresses in advance. For example, while a 1-byte instruction stored at address C123_H is being executed, the PC contains C125_H.




Figure 1-3. Program Counter

1.4 Data Memory (RAM)

The 87CM24 have a 2K \times 8-bit (address 0040_H-083F_H) of data memory (static RAM). Figure 1-4 shows the data memory map.

Addresses 0000_{H} - $00FF_{H}$ are used as a direct addressing area to enhance instructions which utilize this addressing mode; therefore, addresses 0040_{H} - $00FF_{H}$ in the data memory can also be used for user flags or user counters.

Example 1: If bit 2 at data memory address 00C0_H is "1", 00_H is written to data memory at address 00E3_H; otherwise, FF_H is written to the data memory at address 00E3_H.

TEST (00C0H).2 ; if (00C0_H) $_2$ = 0 then jump

JRS T,SZERO

CLR (00E3H) ; (00E3_H) \leftarrow 00_H

JRS T,SNEXT

SZERO : LD (00E3H), 0FFH ; (00E3_H) \leftarrow FF_H

SNEXT :

Example 2 : Increments the contents of data memory at address $00F5_{H,}$ and clears to 00_H when 10_H is exceeded.

INC (00F5H) ; $(00F5_H) \leftarrow (00F5_H) + 1$ AND (00F5H), 0FH ; $(00F5_H) \leftarrow (00F5_H) \land 0F_H$

General-purpose register banks (8 registers \times 16 banks) are also assigned to the 128 bytes of addresses 0040_{H} - $00BF_{H}$. Access as data memory is still possible even when being used for registers. For example, when the contents of the data memory at address 0040_{H} is read out, the contents of the accumulator in the bank 0 are also read out. The stack can be located anywhere within the data memory except the register bank area. The stack depth is limited only by the free data memory size. For more details on the stack, see section "1.7 Stack and Stack Pointer".

With the 87CM24, programs in data memory cannot be executed. If the program counter indicates a specific data memory address (addresses 0040_H - $083F_H$), an address-trap-reset is generated due to due to bus error. (Output from the RESET pin goes low.)

```
Example 1: Clears RAM to "00H" except the bank 0 (87PP24)
                                                       ; Sets start address to HL register pair
                       LD
                                   HL, 0048H
                       LD
                                                        ; Sets initial data (00H) to A register
                                   A, H
                       LD
                                   BC, 07F7H
                                                        ; Sets number of byte to BC register pair
         SRAMCLR:
                       LD
                                   (HL+), A
                       DEC
                                   BC
                       JRS
                                   F, SRAMCLR
Example 2 : Clears RAM to "00H" except the bank 0 (87CM24)
                                   HL, 0048H
                                                       ; Sets start address to HL register pair
                       LD
                       LD
                                                        ; Sets initial data (00<sub>H</sub>) to A register
                                   A, H
                       LD
                                   BC, 03F7H
                                                        ; Sets number of byte to BC register pair
         SRAMCLR:
                       LD
                                   (HL+), A
                       DEC
                                   BC
                                   F, SRAMCLR
```

Note: The data memory contents become unstable when the power supply is turned on; therefore, the data memory should be initialized by an initialization routine. Note that the general-purpuse registers are mapped in the RAM; therefore, do not clear RAM at the current bank addresses.




Figure 1-4. Data Memory Map

1.5 General-purpose Register Banks

General-purpose registers are mapped into addresses 0040_H-00BF_H in the data memory as shown in Figure 1-4. There are 16 register banks, and each bank contains eight 8-bit registers W, A, B, C, D, E, H, and L. Figure 1-5 shows the general-purpose register bank configuration.




Figure 1-5. General-purpose Register Banks

In addition to access in 8-bit units, the registers can also be accessed in 16-bit units as the register pairs WA, BC, DE, and HL. Besides its function as a general-purpose register, the register also has the following functions:

(1) A, WA

The A register functions as an 8-bit accumulator and WA the register pair functions as a 16-bit accumulator (W is high byte and A is low byte). Registers other than A can also be used as accumulators for 8-bit operations.

Examples:	1	ADD	A, B	;	Adds B contents to A contents and stores the result into A.
	2	SUB	WA, 1234H	;	Subtracts $1234_{\rm H}$ from WA contents and stores the result into WA.
	3	SUB	E, A	;	Subtracts A contents from E contents, and stores the result into E.

(2) HL, DE

The HL and DE specify a memory address. The HL register pair functions as data pointer (HL) /index register (HL + d) /base register (HL + C), and the DE register pair function as a data pointer (DE). The HL also has an auto-post- increment and auto-pre-decrement functions. This function simplifies multiple digit data processing, software LIFO (last-in first-out) processing, etc.

Example 1:	1	LD	A, (HL)	;	Loads the memory contents at the address specified by HL into A.
(2	LD	A, (HL + 52H)	;	Loads the memory contents at the address specified by the value obtained by adding $52_{\rm H}$ to HL contents into A.
(3	LD	A, (HL + C)	;	Loads the memory contents at the address specified by the value obtained by adding the register C contents to HL contents into A.
(4	LD	A, (HL+)	;	Loads the memory contents at the address specified by HL into A. Then increments HL.
(\$	LD	A, (– HL)	;	Decrements HL. Then loads the memory contents at the address specified by new HL into A.

The TLCS-870 Series can transfer data directly memory to memory, and operate directly between memory data and memory data. This facilitates the programming of block processing.

Example 2: Block transfer

```
B, n-1
                                      ; Sets (number of bytes to transfer) – 1 to B
           LD
                                      ; Sets destination address to HL
                    HL, DSTA
           LD
                    DE, SRCA
                                      ; Sets source address to DE
SLOOP:
           LD
                    (HL), (DE)
                                      : HL←DE
           INC
                                      ; HL ← HL + 1
                    HL
           INC
                                      ; DE ← DE + 1
                    DE
           DEC
                    В
                                      ; B←B-1
                    F, SLOOP
           JRS
                                      ; if B \ge 0 then loop
```

(3) B, C, BC

Registers B and C can be used as 8-bit buffers or counters, and the BC register pair can be used as a 16-bit buffer or counter. The C register functions as an offset register for register-offset index addressing (refer to example 1 ③ above) and as a divisor register for the division instruction [DIV gg, C].

Example 1: Repeat processing

```
SREPEAT: processing ; Sets n as the number of repetitions to B

DEC B

JRS F, SREPEAT ; Sets n as the number of repetitions to B
```

Example 2: Unsigned integer division (16-bit ÷ 8-bit)

```
DIV WA, C ; Divides the WA contents by the C contents, places the quotient in A and the remainder in W.
```

The general-purpose register banks are selected by the 4-bit register bank selector (RBS). During reset, the RBS is initialized to "0". The bank selected by the RBS is called the current bank.

Together with the flag, the RBS is assigned to address $003F_H$ in the SFR as the program status word (PSW). There are 3 instructions [LD RBS, n], [PUSH PSW], [POP PSW] to access the PSW. The PSW can be also operated by the memory access instruction.

```
Example 1 : Incrementing the RBS 

INC (003FH) ; RBS \leftarrow RBS + 1

Example 2 : Reading the RBS 

LD A, (003FH) ; A \leftarrow PSW (A<sub>3-0</sub> \leftarrow RBS, A<sub>7-4</sub>\leftarrow Flags)
```

Highly efficient programming and high-speed task switching are possible by using bank changeover to save registers during interrupt and to transfer parameters during subroutine processing.

During interrupt, the PSW is automatically saved onto the stack. The bank used before the interrupt was accepted is restored automatically by executing an interrupt return instruction [RETI]/[RETN]; therefore, there is no need for the RBS save/restore software processing.

The TLCS-870 Series supports a maximum of 15 interrupt sources. One bank is assigned to the main program, and one bank can be assigned to each source. Also, to increase the efficiency of data memory usage, assign the same bank to interrupt sources which are not nested.

Example: Saving /restoring registers during interrupt task using bank changeover.

```
PINT1: LD RBS, n ; RBS ← n (Bank changeover)

Interrupt processing ; Maskable interrupt return (Bank restoring)
```

1.6 Program Status Word (PSW)

The program status word (PSW) consists of a register bank selector (RBS) and four flags, and the PSW is assigned to address $003F_H$ in the SFR.

The RBS can be read and written using the memory access instruction (e. g. [LD A, (003FH)], [LD (003FH), A], however the flags can only be read. When writing to the PSW, the change specified by the instruction is made without writing data to the flags. For example, when the instruction [LD (003FH), 05H] is executed, "5" is written to the RBS and the JF is set to "1", but the other flags are not affected. [PUSH PSW] and [POP PSW] are the PSW access instructions.

1.6.1 Register Bank Selector (RBS)

The register bank selector (RBS) is a 4-bit register used to select general-purpose register banks. For example, when RBS = 2, bank 2 is currently selected. During reset, the RBS is initialized to "0".




Figure 1-6. PSW (Flags, RBS) Configuration

1.6.2 Flags

The flags are configured with the upper 4 bits: a zero flag, a carry flag, a half carry flag and a jump status flag. The flags are set or cleared under conditions specified by the instruction. These flags except the half carry flag are used as jump condition "cc" for conditional jump instructions [JR cc, +2+d]/[JRS cc, +2+d]. After reset, the jump status flag is initialized to "1", other flags are not affected.

(1) Zero flag (ZF)

The ZF is set to "1" if the operation result or the transfer data is 00_H (for 8-bit operations and data transfers)/ 0000_H (for 16-bit operations); otherwise the ZF is cleared to "0".

During the bit manipulation instructions [SET, CLR, and CPL], the ZF is set to "1" if the contents of the specified bit is "0"; otherwise the ZF is cleared to "0".

This flag is set to "1" when the upper 8 bits of the product are 00_H during the multiplication instruction [MUL], and when 00_H for the remainder during the division instruction [DIV]; otherwise it is cleared to "0".

(2) Carry flag (CF)

The CF is set to "1" when a carry out of the MSB (most significant bit) of the result occurred during addition or when a borrow into the MSB of the result occurred during subtraction; otherwise the CF is cleared to "0". During division, this flag is set to "1" when the divisor is 00_H (divided by zero error), or when the quotient is 100_H or higher (overflow error); otherwise it is cleared. The CF is also affected during the shift/rotate instructions [SHLC, SHRC, ROLC, and RORC]. The data shifted out from a register is set to the CF.

This flag is also a 1-bit register (a boolean accumulator) for the bit manipulation instructions. Set/clear/complement are possible with the CF manipulation instructions.

Example 1: Bit manipulation (The result of exclusive-OR between bit 5 content of address 07_H and bit 0 content of address 9A_H is written to bit 2 of address 01_H.)

LD CF, (0007H) . 5 ; $(0001_H)_2 \leftarrow (0007_H)_5 \forall (009A_H)_0$ XOR CF, (009AH) . 0LD (0001H) . 2, CF

(3) Half carry flag (HF)

The HF is set to "1" when a carry occurred between bits 3 and 4 of the operation result during an 8-bit addition, or when a borrow occurred from bit 4 into bit 3 of the result during an 8-bit subtraction; otherwise the HF is cleared to "0". This flag is useful in the decimal adjustment for BCD operations (adjustments using the [DAA r], or [DAS r] instructions).

Example: BCD operation

(The A becomes $47_{\rm H}$ after executing the following program when A = $19_{\rm H}$, B = $28_{\rm H}$)

ADD A, B ; $A \leftarrow 41_H$, $HF \leftarrow 1$

; $A \leftarrow 41_H + 06_H = 47_H$ (decimal-adjust) DAA

(4) Jump status flag (JF)

Zero or carry information is set to the JF after operation (e. g. INC, ADD, CMP, TEST).

The JF provides the jump condition for conditional jump instructions [JRS T/F, \$ + 2 + d], [JR T/F, +2+d (T or F is a condition code). Jump is performed if the JF is "1" for a true condition (T), or the JF is "0" for a false condition (F).

The JF is set to "1" after executing the load/exchange/swap/nibble rotate/jump instruction, so that [JRS T, \$ + 2 + d] and [JR T, \$ + 2 + d] can be regarded as an unconditional jump instruction.

Example: Jump status flag and conditional jump instruction

INC JRS T, SLABLE1 ; Jump when a carry is caused by the immediately : preceding operation instruction. LD A, (HL) **JRS**

T, SLABLE2 ; JF is set to "1" by the immediately preceding : instruction, making it an unconditional jump

instruction.

Example : The accumulator and flags become as shown below after executing the following instructions when the WA register pair, the HL register pair, the data memory at address 00C5H, the carry flag and the half carry flag contents being "219AH", "00C5H", "D7H", "1" and "0", respectively.

Instruction		Acc. after	Flag after execution				
	a dealori	execution	JF	ZF	CF	HF	
ADDC	A, (HL)	72	1	0	1	1	
SUBB	A, (HL)	C2	1	0	1	0	
СМР	A, (HL)	9A	0	0	1	0	
AND	A, (HL)	92	0	0	1	0	
LD	A, (HL)	D7	1	0	1	0	
ADD	А, 66Н	00	1	1	1	1	

Instruction	Acc. after	Flag after execution				
mod dedon	execution	JF	ZF	CF	HF	
INC A	9В	0	0	1	0	
ROLC A	35	1	0	1	0	
RORC A	CD	0	0	0	0	
ADD WA, 0F508H	16A2	1	0	1	0	
MUL W, A	13DA	0	0	1	0	
SET A.5	ВА	1	1	1	0	

1.7 Stack and Stack Pointer

1.7.1 Stack

The stack provides the area in which the return address or status, etc. are saved before a jump is performed to the processing routine during the execution of a subroutine call instruction or the acceptance of an interrupt. On a subroutine call instruction [CALL a] / [CALLP n] / [CALLV n], the contents of the PC (the return address) is saved; on an interrupt acceptance, the contents of the PC and the PSW are saved (the PSW is pushed first, followed by PCH and PCL). Therefore, a subroutine call occupies two bytes on the stack; an interrupt occupies three bytes.

When returning from the processing routine, executing a subroutine return instruction [RET] restores the contents to the PC from the stack; executing an interrupt return instruction [RETI] / [RETN] restores the contents to the PC and the PSW (the PC_I is popped first, followed by PC_H and PSW).

The stack can be located anywhere within the data memory space except the register bank area, therefore the stack depth is limited only by the free data memory size.

1.7.2 Stack Pointer (SP)

The stack pointer (SP) is a 16-bit register containing the address of the next free locations on the stack.

The SP is post-decremented when a subroutine call or a push instruction is executed, or when an interrupt is accepted; and the SP is pre-incremented when a return or a pop instruction is executed. Figure 1-8 shows the stacking order.




Figure 1-7. Stack Pointer

The SP is not initialized hardware-wise but requires initialization by an initialize routine (sets the highest stack address). [LD SP, mn], [LD SP, gg] and [LD gg, SP] are the SP access instructions (mn; 16-bit immediate data, gg; register pair).

Example 1: To initialize the SP

LD SP, 043FH ; $SP \leftarrow 043F_H$

Example 2: To read the SP

LD HL, SP ; HL←SP




Figure 1-8. Stack

1.8 System Clock Controller

The system clock controller consists of a clock generator, a timing generator, and a stand-by controller.




Figure 1-9. System Clock Controller

1.8.1 Clock Generator

The clock generator generates the basic clock which provides the system clocks supplied to the CPU core and peripheral hardware. It contains two oscillation circuits: one for the high-frequency clock and one for the low-frequency clock. Power consumption can be reduced by switching of the system clock controller to low-power operation based on the low-frequency clock.

The high-frequency (fc) and low-frequency (fs) clocks can be easily obtained by connecting a resonator between the XIN/XOUT and XTIN/XTOUT pins, respectively. Clock input from an external oscillator is also possible. In this case, external clock is applied to the XIN/XTIN pin with the XOUT/XTOUT pin not connected. The 87CM24 are not provided an RC oscillation.




Figure 1-10. Examples of Resonator Connection

Note: Accurate Adjustment of the Oscillation Frequency:

Although no hardware to externally and directly monitor the basic clock pulse is not provided, the oscillation frequency can be adjusted by making the program to output fixed frequency pulses to the port while disabling all interrupts and monitoring this pulse. With a system requiring adjustment of the oscillation frequency, the adjusting program must be created beforehand.

1.8.2 Timing Generator

The timing generator generates from the basic clock the various system clocks supplied to the CPU core and peripheral hardware. The timing generator provides the following functions:

- ① Generation of main system clock
- ② Generation of divider output (DVO) pulses
- 3 Generation of source clocks for time base timer
- 4 Generation of source clocks for watchdog timer
- ⑤ Generation of internal source clocks for timer/counters TC1 TC3, TC5
- 6 Generation of internal clocks for serial interfaces SIO1 and SIO2
- **⊘** Generation of warm-up clocks for releasing STOP mode
- 8 Generation of a clock for releasing reset output

(1) Configuration of Timing Generator

The timing generator consists of a 21-stage divider with a divided-by-4 prescaler, a main system clock generator, and machine cycle counters. An input clock to the 7th stage of the divider depends on the operating mode and DV7CK (bit 4 in TBTCR) shown in Figure 1-11 as follows.

During reset and at releasing STOP mode, the divider is cleared to "0", however, the prescaler is not cleared.

- ① In the single-clock mode
 A divided-by-256 of high-frequency clock (fc/28) is input to the 7th stage of the divider.
 Do not set DVCK to "1" in the single-clock mode.
- ② In the dual-clock mode

 During NORMAL2 or IDLE2 mode (SYSCK = 0), an input clock to the 7th stage of the divider can be selected either "fc/28" or "fs" with DV7CK.

 During SLOW or SLEEP mode (SYSCK = 1), fs is automatically input to the 7th stage. To input clock to the 1st stage is stopped; output from the 1st to 6th stages is also stopped.




Figure 1-11. Configuration of Timing Generator




Figure 1-12. Timing Generator Control Register

(2) Machine Cycle

Instruction execution and peripheral hardware operation are synchronized with the main system clock. The minimum instruction execution unit is called an "machine cycle". There are a total of 10 different types of instructions for the TLCS-870 Series: ranging from 1-cycle instructions which require one machine cycle for execution to 10-cycle instructions which require 10 machine cycles for execution.

A machine cycle consists of 4 states (S0 - S3), and each state consists of one main system clock.




Figure 1-13. Machine Cycle

1.8.3 Stand-by Controller

The stand-by controller starts and stops the oscillation circuits for the high-frequency and low-frequency clocks, and switches the main system clock. There are two operating modes: single-clock and dual-clock. These modes are controlled by the system control registers (SYSCR1, SYSCR2).

(1) Single-clock mode

Only the oscillation circuit for the high-frequency clock is used, and P21 (XTIN) and P22 (XTOUT) pins are used as input/output ports. In the single-clock mode, the machine cycle time is 4/fc [s] (0.5 μ s at fc = 8 MHz).

1) NORMAL1 mode

In this mode, both the CPU core and on-chip peripherals operate using the high-frequency clock. In the case where the single-clock mode has been selected as an option, the 87CM24 are placed in this mode after reset.

② IDLE1 mode

In this mode, the internal oscillation circuit remains active, and the CPU and the watchdog timer are halted; however, on-chip peripherals remain active (operate using the high-frequency clock). IDLE1 mode is started by setting IDLE bit in the system control register 2 (SYSCR2), and IDLE1 mode is released to NORMAL1 mode by an interrupt request from on-chip peripherals or external interrupt inputs. When IMF (interrupt master enable flag) is "1" (interrupt enable), the execution will resume upon acceptance of the interrupt, and the operation will return to normal after the interrupt service is completed. When IMF is "0" (interrupt disable), the execution will resume with the instruction which follows IDLE mode start instruction.

③ STOP1 mode

In this mode, the internal oscillation circuit is turned off, causing all system operations to be halted. The internal status immediately prior to the halt is held with the lowest power consumption during this mode. The output status of all output ports can be set to either output hold or high-impedance under software control.

STOP1 mode is started by setting STOP bit in the system control register 1 (SYSCR1), and STOP1 mode is released by an input (either level-sensitive or edge-sensitive can be programmably selected) to the STOP pin. After the warming-up period is completed, the execution resumes with the next instruction which follows the STOP mode start instruction.

(2) Dual-clock mode

Both high-frequency and low-frequency oscillation circuits are used in this mode. Pins P21 (XTIN) and P22 (XTOUT) cannot be used as input/output ports. The main system clock is obtained from the high-frequency clock in NORMAL2 and IDLE2 modes, and is obtained from the low-frequency clock in SLOW and SLEEP modes. The machine cycle time is 4/fc [s] (0.5 μ s at fc = 8 MHz) in NORMAL2 and IDLE2 modes, and 4/fs [s] (122 μ s at fs = 32.768 kHz) in SLOW and SLEEP modes. Note that the 87PP24 is placed in the single-clock mode during reset. To use the dual-clock mode, the low-frequency oscillator should be turned on by executing [SET (SYSCR2).XTEN] instruction.

① NORMAL2 mode

In this mode, the CPU core operates using the high-frequency clock. On-chip peripherals operate using the high-frequency clock and/or low-frequency clock. In case that the dual-clock mode has been selected by an option, the 87CM24 are placed in this mode after reset.

② SLOW mode

This mode can be used to reduce power-consumption by turning off oscillation of the high-frequency clock. The CPU core and on-chip peripherals operate using the low-frequency clock.

Switching back and forth between NORMAL2 and SLOW modes is performed by the system control register 2.

3 IDLE2 mode

In this mode, the internal oscillation circuits remain active. The CPU and the watchdog timer are halted; however, on-chip peripherals remain active (operate using the high-frequency clock and/or the low-frequency clock). Starting and releasing of IDLE2 mode are the same as for IDLE1 mode, except that operation returns to NORMAL2 mode.

4 SLEEP mode

In this mode, the internal oscillation circuit of the low-frequency clock remains active. The CPU, the watchdog timer, and the internal oscillation circuit of the high-frequency clock are halted; however, on-chip peripherals remain active (operate using the low-frequency clock). Starting and releasing of SLEEP mode is the same as for IDLE1 mode, except that operation returns to SLOW mode.

⑤ STOP2 mode

As in STOP1 mode, all system operations are halted in this mode.




Figure 1-14. Operating Mode Transition Diagram

System Control Register 1 SYSCR1 STOP RELM RETM OUTEN (Initial value: 0000 00**) (0038_{H}) 0: CPU core and peripherals remain active STOP STOP mode start 1: CPU core and peripherals are halted (start STOP mode) Release method 0: Edge-sensitive release RELM for STOP mode 1: Level-sensitive release 0: Return to NORMAL mode Operating mode R/W RETM after STOP mode 1: Return to SLOW mode Port output control 0: High-impedance OUTEN during STOP mode 1: Remain unchanged 00: 3×2^{19} / fc or $3 \times 2^{13} / fs$ [s] Warming-up time at WUT 01: 2¹⁹ / fc or 213 / fs releasing STOP mode 1*: Reserved Note 1: Always set RETM to "0" when transiting from NORMAL1 mode to STOP1 mode and from NOMAL2 mode to STOP2 mode. Always set RETM to "1" when transiting from SLOW mode to STOP2 mode. When STOP mode is released with RESET pin input, a return is made to NORMAL mode regardless Note 2: of the RETM contents. Note 3: fc ; high-frequency clock [Hz] low-frequency clock [Hz] fs ; don't care Bits 1 and 0 in SYSCR1 are read in as undefined data when a read instruction is executed. Note 4: System Control Register 2 SYSCR2 (Initial value: 10/100 ****) XTEN SYSCK IDLE XEN (0039_{H}) High-frequency oscillator 0: Turn off oscillation XEN control 1: Turn on oscillation 0: Turn off oscillation Low-frequency oscillator **XTEN** 1: Turn on oscillation control R/W Main system clock select 0: High-frequency clock **SYSCK** (write)/main system clock 1: Low-frequency clock monitor (read) 0 : CPU and watchdog timer remain active IDLE IDLE mode start 1 : CPU and watchdog timer are stopped (start IDLE mode) A reset is applied (RESET pin output goes low) if both XEN and XTEN are cleared to "0". Note 1: Note 2: Do not clear XEN to "0" when SYSCK = 0, and do not clear XTEN to "0" when SYSCK = 1. Note 3: WDT; watchdog timer, *; don't care Note 4: Bits 3 - 0 in SYSCR2 are always read in as "1" when a read instruction is executed. Note 5: An optional initial value can be selected for XTEN. Always specify when ordering ES (engineering sample).

Figure 1-15. System Control Registers

operating mode after reset

Single-clock mode (NORMAL1)
Dual-clock mode (NORMAL2)

XTEN

0

1.8.4 Operating Mode Control

(1) **STOP** mode (STOP1, STOP2)

STOP mode is controlled by the system control register 1 (SYSCR1) and the STOP pin input. The STOP pin is also used both as a port P20 and an INT5 (external interrupt input 5) pin. STOP mode is started by setting STOP (bit 7 in SYSCR1) to "1". During STOP mode, the following status is maintained.

- ① Oscillations are turned off, and all internal operations are halted.
- ② The data memory, registers (except for DBR) and port output latches are all held in the status in effect before STOP mode was entered. The port output can be select either output hold or high-impedance by setting OUTEN (bit 4 in SYSCR1).
- 3 The divider of the timing generator is cleared to "0".
- The program counter holds the address of the instruction following the instruction which started the STOP mode.

STOP mode includes a level-sensitive release mode and an edge-sensitive release mode, either of which can be selected with RELM (bit 6 in SYSCR1).

a. Level-sensitive release mode (RELM = 1)

In this mode, STOP mode is released by setting the STOP pin high. This mode is used for capacitor back-up when the main power supply is cut off and long term battery back-up.

When the STOP pin input is high, executing an instruction which starts the STOP mode will not place in STOP mode but instead will immediately start the release sequence (warm-up). Thus, to start STOP mode in the level-sensitive release mode, it is necessary for the program to first confirm that the STOP pin input is low. The following method can be used for confirmation:

Using an external interrupt input INT5 (INT5 is a falling edge-sensitive input).

Example: Starting STOP mode with an INT5 interrupt.

PINT5: TEST (P2).0 ; To reject noise, the STOP mode does not start if **JRS** F, SINT5 port P20 is at high LD (SYSCR1), 01000000B ; Sets up the level-sensitive release mode. SET (SYSCR1).7 ; Starts STOP mode **LDW** (IL), 1110011101010111B ; IL12, 11, 7, 5, $3 \leftarrow 0$

SINT5: RETI




Figure 1-16. Level-sensitive Release Mode

Note1: After warm-up start, even if STOP pin input is low again, STOP mode does not restart.

ote2: When changing to the level-sensitive release mode from the edge-sensitive release mode, the release mode is not switched until a rising edge of the STOP pin input is detected.

b. Edge-sensitive release mode (RELM = 0)

In this mode, STOP mode is released by a rising edge of the STOP pin input. This is used in applications where a relatively short program is executed repeatedly at periodic intervals. This periodic signal (for example, a clock from a low-power consumption oscillator) is input to the STOP pin.

In the edge-sensitive release mode, STOP mode is started even when the STOP pin input is high.

Example: Starting STOP mode operation in the edge-sensitive release mode

LD (SYSCR1), 10000000B ; OUTEN \leftarrow 0 (specifies high-impedance) DI ; IMF \leftarrow 0 (disables interrupt service) SET (SYSCR1).STOP ; STOP \leftarrow 1 (activates stop mode)

LDW (IL),1110011101010111B ; IL12, 11, 7, 5, $3 \leftarrow 0$ (clears interrupt latches)

 \vdash iMF ← 1 (enables interrupt service)




Figure 1-17. Edge-sensitive Release Mode

STOP mode is released by the following sequence:

- When returning to NORMAL2, both the high-frequency and low-frequency clock oscillators are turned on; when returning to SLOW mode, only the low-frequency clock oscillator is turned on. When returning to NORMAL 1, only the high-frequency clock oscillator is turned on.
- ② A warming-up period is inserted to allow oscillation time to stabilize. During warm-up, all internal operations remain halted. Two different warming-up times can be selected with WUT (bits 2 and 3 in SYSCR1) as determined by the resonator characteristics.
- When the warming-up time has elapsed, normal operation resumes with the instruction following the STOP mode start instruction (e.g. [SET (SYSCR1). 7]). The start is made after the divider of the timing generator is cleared to "0".

Table 1-1. Warming-up Time example

		J	•	
Ret	urn to NORMAL1 mode	Return to SLO	W mode	
WUT	At fc = 4.194304 MHz	At fc=8MHz	WUT	At fs = 32.768 kHz
3 × 2 ¹⁹ / fc [s] 2 ¹⁹ / fc	375 [ms] 125	196.6 [ms] 65.5	3×2^{13} / fs [s] 2^{13} / fs	750 [ms] 250

Note: The warming-up time is obtained by dividing the basic clock by the divider: therefore, the warming-up time may include a certain amount of error if there is any fluctuation of the oscillation frequency when STOP mode is released. Thus, the warming-up time must be considered an approximate value.

STOP mode can also be released by setting the RESET pin low, which immediately performs the normal reset operation.




Figure 1-18. STOP Mode Start / Release

Note:

When STOP mode is released with a low hold voltage, the following cautions must be observed.

The power supply voltage must be at the operating voltage level before releasing STOP mode. The RESET pin input must also be high, rising together with the power supply voltage. In this case, if an external time constant circuit has been connected, the RESET pin input voltage will increase at a slower rate than the power supply voltage. At this time, there is a danger that a reset may occur if input voltage level of the RESET pin drops below the non-inverting high-level input voltage (hysteresis input).

(2) IDLE mode (IDLE1, IDLE2, SLEEP)

IDLE mode is controlled by the system control register 2 and maskable interrupts. The following status is maintained during IDLE mode.

- ① Operation of the CPU and watchdog timer is halted. On-chip peripherals continue to operate.
- ② The data memory, CPU registers and port output latches are all held in the status in effect before IDLE mode was entered.
- ③ The program counter holds the address of the instruction following the instruction which started IDLE mode.

Example: Starting IDLE mode.

SET (SYSCR2).4 ; IDLE←1

IDLE mode includes a normal release mode and an interrupt release mode. Selection is made with the interrupt master enable flag (IMF). Releasing the IDLE mode returns from IDLE1 to NORMAL1, from IDLE2 to NORMAL2, and from SLEEP to SLOW mode.

a. Normal release mode (IMF = "0")

IDLE mode is released by any interrupt source enabled by the individual interrupt enable flag (EF) or an external interrupt 0 (INTO pin) request. Execution resumes with the instruction following the IDLE mode start instruction (e.g. [SET (SYSCR2).4]).




Figure 1-19. IDLE Mode

b. Interrupt release mode (IMF = "1")

IDLE mode is released and interrupt processing is started by any interrupt source enabled with the individual interrupt enable flag (EF) or an external interrupt 0 (INTO pin) request. After the interrupt is processed, the execution resumes from the instruction following the instruction which started IDLE mode.

IDLE mode can also be released by setting the RESET pin low, which immediately performs the reset operation. After reset, the 87CM24 are placed in NORMAL2 mode (the 87PP24 is placed in NORMAL1 mode).

Note: When a watchdog timer interrupt is generated immediately before the IDLE mode is started, the watchdog timer interrupt will be processed but IDLE mode will not be started.




Figure 1-20. IDLE Mode Start/Release

(3) SLOW mode

SLOW mode is controlled by the system control register 2 (SYSCR2) and the timer/counter 2 (TC2).

a. Switching from NORMAL2 mode to SLOW mode

First, set SYSCK (bit 5 in SYSCR2) to switch the main system clock to the low-frequency clock. Next, clear XEN (bit 7 in SYSCR2) to turn off high-frequency oscillation.

When the low-frequency clock oscillation is unstable, wait until oscillation stabilizes before performing the above operations. The timer/counter 2 (TC2) can conveniently be used to confirm that low-frequency clock oscillation has stabilized.

Note: The high frequency clock can be continued oscillation in order to return to NORMAL2 mode from SLOW mode quickly. Always turn off oscillation of high frequency clock when switching from SLOW mode to STOP mode.

Example 1: Switching from NORMAL2 mode to SLOW mode.

SET (SYSCR2).5 ; SYSCK←1 (Switches the main system clock to the

low-frequency clock)

CLR (SYSCR2).7 ; XEN←0 (turns off high-frequency oscillation)

Example 2: Switching to SLOW mode after low-frequency clock oscillation has stabilized.

LD (TC2CR), 14H ; Sets TC2 mode

(timer mode, source clock: fs)

LDW (TREG2), 8000H ; Sets warming-up time

(according to Xtal characteristics)

LD (TC2CR), 34H ; Starts TC2

:

PINTTC2: LD (TC2CR), 10H ; Stops TC2

SET (SYSCR2).5 ; SYSCK←1 CLR (SYSCR2).7 ; XEN←0

RETI

i

VINTTC2: DW PINTTC2 ; INTTC2 vector table

b. Switching from SLOW mode to NORMAL2 mode

First, set XEN (bit 7 in SYSCR2) to turn on the high-frequency oscillation. When time for stabilization (warm-up) has been taken by the timer/counter 2 (TC2), clear SYSCK (bit 5 in SYSCR2) to switch the main system clock to the high-frequency clock.

SLOW mode can also be released by setting the $\overline{\text{RESET}}$ pin low, which immediately performs the reset operation. After reset, the 87CM24 are placed in NORMAL mode.

Example: Switching from SLOW mode to NORMAL2 mode (fc = 8 MHz, warming-up time is about 7.9 ms).

	SET LD	(SYSCR2) . 7 (TC2CR), 10H	 ; XEN←1 (turns on high-frequency oscillation) ; Sets TC2 mode (timer mode, source clock: fc)
	LD	(TREG2 + 1), 0F8H	; Sets the warming-up time (according to frequency and resonator characteristics
	LD :	(TC2CR), 30H	; Starts TC2
PINTTC2:	LD	(TC2CR), 10H	; Stops TC2
	CLR	(SYSCR2) . 5	; SYSCK←0 (Switches the main system clock to the high-frequency clcok)
	RETI :		
VINTTC2:	DW	PINTTC2	; INTTC2 vector table




Figure 1-21. Switching between the NORMAL2 and SLOW Modes

1.9 Interrupt Controller

The 87CM24 each have a total of 14 interrupt sources: 5 externals and 9 internals. Nested interrupt control with priorities is also possible. Two of the internal sources are pseudo non-maskable interrupts; the remainder are all maskable interrupts.

Interrupt latches (IL) that hold the interrupt requests are provided for interrupt sources. Each interrupt vector is independent.

The interrupt latch is set to "1" when an interrupt request is generated and requests the CPU to accept the interrupt. The acceptance of maskable interrupts can be selectively enabled and disabled by the program using the interrupt master enable flag (IMF) and the individual interrupt enable flags (EF). When two or more interrupts are generated simultaneously, the interrupt is accepted in the highest priority order as determined by the hardware. Figure 1-22 shows the interrupt controller.

	lr	nterrupt Source	Enable Condition	Interrupt Latch	Vector Table Address	Priority
Internal/ External	(Reset)		Non-Maskable	_	FFFE _H	High 0
Internal	INTSW	(Software interrupt)	Pseudo	_	FFFC _H	1
Internal	INTWDT	(Watchdog Timer interrupt)	non-maskable	IL ₂	FFFA _H	2
External	INT0	(External interrupt 0)	IMF = 1, INT0EN = 1	IL ₃	FFF8 _H	3
Internal	INTTC1	(16-bit TC1 interrupt)	IMF • EF ₄ = 1	IL ₄	FFF6 _H	4
External	INT1	(External interrupt 2)	IMF ⋅ EF ₅ = 1	IL ₅	FFF4 _H	5
Internal	INTTBT	(Time Base Timer interrupt)	IMF ⋅ EF ₆ = 1	IL ₆	FFF2 _H	6
External	INT2	(External interrupt 2)	$IMF \cdot EF_7 = 1$	IL ₇	FFF0 _H	7
Internal	INTTC3	(8-bit TC3 interrupt)	IMF ⋅ EF ₈ = 1	IL ₈	FFEE _H	8
Internal	INTSIO1	(Serial Interface 1 interrupt)	IMF • EF ₉ = 1	IL ₉	FFEC _H	9
Internal	INTTC5	(8-bit TC5 interrupt)	IMF ⋅ EF ₁₀ = 1	IL ₁₀	FFEA _H	10
External	INT3	(External interrupt 3)	IMF ⋅ EF ₁₁ = 1	IL ₁₁	FFE8 _H	11
	reserved		$IMF \cdot EF_{12} = 1$	IL ₁₂	FFE6 _H	12
Internal	INTSIO2	(Serial Interface 2 interrupt)	IMF ⋅ EF ₁₃ = 1	IL ₁₃	FFE4 _H	13
Internal	INTTC2	(16-bit TC2 interrupt)	IMF • EF ₁₄ = 1	IL ₁₄	FFE2 _H	14
External	INT5	(External interrupt 5)	IMF • EF ₁₅ = 1	IL ₁₅	FFE0 _H	Low 15

Table 1-2. Interrupt Sources

(1) Interrupt Latches (IL 15~2)

Interrupt latches are provided for each source, except for a software interrupt. The latch is set to "1" when an interrupt request is generated, and requests the CPU to accept the interrupt. The latch is cleared to "0" just after the interrupt is accepted. All interrupt latches are initialized to "0" during reset.

The interrupt latches are assigned to addresses $003C_H$ and $003D_H$ in the SFR. Each latch can be cleared to "0" individually by an instruction; however, the read-modify-write instruction such as bit manipulation or operation instructions cannot be used (Do not clear the IL2 for a watchdog timer interrupt to "0"). Thus, interrupt requests can be cancelled and initialized by the program. Note that interrupt latches cannot be set to "1" by any instruction.

The contents of interrupt latches can be read out by an instruction. Therefore, testing interrupt requests by software is possible.

Example 1 : Clears interrupt latches

LDW (IL), 1110100000111111B ; $IL_{10} \sim IL_{6} \leftarrow 0$




Figure 1-22. Interrupt Controller Block Diagram

```
Example 2 : Reads interrupt latches LD WA, (IL) ; W\leftarrowIL<sub>H</sub>, A\leftarrowIL<sub>L</sub> Example 3: Tests an interrupt latch TEST (IL).7 ; if IL<sub>7</sub> = 1 then jump JR F, SSET
```

(2) Interrupt Enable Register (EIR)

The interrupt enable registers (EIR) enable and disable the acceptance of interrupts except for the pseudo non-maskable interrupts (software and watchdog timer interrupts). Pseudo non-maskable interrupts are accepted regardless of the contents of the EIR; however, the pseudo non-maskable interrupts cannot be nested more than once at the same time.

The EIR consists of an interrupt master enable flag (IMF) and individual interrupt enable flags (EF). These registers are assigned to addresses $003A_H$ and $003B_H$ in the SFR, and can be read and written by an instruction (including read-modify-write instructions such as bit manipulation instructions).

1 Interrupt Master enable Flag (IMF)

The interrupt master enable flag (IMF) enables and disables the acceptance of all interrupts, except for pseudo non-maskable interrupts. Clearing this flag to "0" disables the acceptance of all maskable interrupts. Setting to "1" enables the acceptance of interrupts. When an interrupt is accepted, this flag is cleared to "0" to temporarily disable the acceptance of maskable interrupts. After execution of the interrupt service program, this flag is set to "1" by the maskable interrupt return instruction [RETI] to again enable the acceptance of interrupts. If an interrupt request has already been occurred, interrupt service starts immediately after execution of the [RETI] instruction.

Pseudo non-maskable interrupts are returned by the [RETN] instruction. In this case, the IMF is set to "1" only when pseudo non-maskable interrupt service is started with interrupt acceptance enabled (IMF = 1). Note that IMF remains "0" when cleared by the interrupt service program.

The IMF is assigned to bit 0 at address 003A_H in the SFR, and can be read and written by an instruction. IMF is normally set and cleared by the [EI] and [DI] instructions, and the IMF is initialized to "0" during reset.

② Individual interrupt Enable Flags (EF₁₅~EF₄)

These flags enable and disable the acceptance of individual maskable interrupts, except for an external interrupt 0. Setting the corresponding bit of an individual interrupt enable flag to "1" enables acceptance of an interrupt, setting the bit to "0" disables acceptance.

Example 1 : Sets EF for individual interrupt enable, and sets IMF to "1". LDW (EIR), 1110100010100001B ; $EF_{15} \sim EF_{13}$, EF_{11} , EF_{7} , EF_{5} , $IMF \leftarrow 1$ Example 2 : Sets an individual interrupt enable flag to "1". SET (EIRH).4 ; $EF_{12} \leftarrow 1$




Figure 1-23. Interrupt Latch (IL) and Interrupt Enable Register (EIR)

1.9.1 Interrupt Sequence

An interrupt request is held until the interrupt is accepted or the interrupt latch is cleared to "0" by a reset or an instruction. Interrupt acceptance sequence requires 8 machine cycles (4 μ s @ fc = 8 MHz in NORMAL mode) after the completion of the current instruction execution. The interrupt service task terminates upon execution of an interrupt return instruction [RETI] (for maskable interrupts) or [RETN] (for pseudo non-maskable interrupts).

Interrupt acceptance processing is as follows:

- ① The interrupt master enable flag (IMF) is cleared to "0" to temporarily disable the acceptance of any following maskable interrupts. When a non-maskable interrupt is accepted, the acceptance of any following interrupts is temporarily disabled.
- ② The interrupt latch (IL) for the interrupt source accepted is cleared to "0".
- ③ The contents of the program counter (PC) and the program status word are saved (pushed) onto the stack. (Pushed down in order of PSW, PC_H, PC_L). The stack pointer (SP) is three decrements
- The entry address of the interrupt service program is read from the vector table address corresponding to the interrupt source, and the entry address is loaded to the program counter.
- (5) The instruction stored at the entry address of the interrupt service program is executed.





Figure 1-24. Timing Chart of Interrupt Acceptance and Interrupt Return Instruction

Example: Correspondence between vector table address for INTTBT and the entry address of the interrupt service program.



A maskable interrupt is not accepted until the IMF is set to "1" even if a maskable interrupt of higher priority than that of the current interrupt being serviced.

When nested interrupt service is necessary, the IMF is set to "1" in the interrupt service program. In this case, acceptable interrupt sources are selectively enabled by the individual interrupt enable flags.

However, an acceptance of external interrupt 0 cannot be disabled by the EF; therefore, if disablement is necessary, either the external interrupt function must be disabled with INTOEN in the external interrupt control register (INTOEN) or interrupt processing must be avoided by the program. (When INTOEN = 0, the interrupt latch IL3 is not set, therefore, the falling edge of the INTO pin input cannot be detected.)

Example 1: Disables an external interrupt 0 using INT0EN:

LD (EINTCR), 00000000B; INT0EN←0

Example 2: Disables the processing of external interrupt 0 under the software control (using bit 0 at address 00FO_H as the interrupt processing disable switch):

```
PINTO: TEST (00F0H).0 ; Returns without interrupt processing if (00F0<sub>H</sub>)<sub>0</sub> = 1

JRS T, SINTO

RETI

SINTO: Interrupt processing:

RETI


VINTO: DW PINTO
```

During interrupt acceptance processing, the program counter and the program status word are automatically saved on the stack, but not the accumulator and other registers. These registers are saved by the program if necessary. Also, when nesting multiple interrupt services, it is necessary to avoid using the same data memory area for saving registers.

The following method is used to save/restore the general-purpose registers:

① General-purpose register save/restore by register bank changeove:
General-purpose registers can be saved at high-speed by switching to a register bank that is not in use. Normally, bank 0 is used for the main task and banks 1 to 15 are assigned to interrupt service tasks. To increase the efficiency of data memory utilization, the same bank is assigned for interrupt sources which are not nested.

The switched bank is automatically restored by executing an interrupt return instruction [RETI] or [RETN]. Therefore, it is not necessary for a program to save the RBS.







Figure 1-25. Saving/Restoring General-purpose Registers

② General-purpose register save/restore using push and pop instructions:

To save only a specific register, and when the same interrupt source occurs more than once, the general-purpose registers can be saved/restored using push/pop instructions.

Example: Register save using push and pop instructions



③ General-purpose registers save/restore using data transfer instruction: Data transfer instructions can be used to save only a specific general-purpose register during processing of a single interrupt.

Example: Saving/restoring a register using data transfer instructions

PINTxx : LD (GSAVA), A ; Save A register

interrupt processing

D A, (GSAVA) ; Restore A register

RETI ; Return

The interrupt return instructions [RETI] / [RETN] perform the following operations.

	[RETI] Maskable interrupt return		[RETN] Non-maskable interrupt return
1	The contents of the program counter and the program status word are restored from the stack.	1	The contents of the program counter and program status word are restored from the stack.
2	The stack pointer is incremented 3 times.	2	The stack pointer is incremented 3 times.
3	The interrupt master enable flag is set to "1".	3	The interrupt master enable flag is set to "1" only when a non-maskable interrupt is accepted in interrupt enable status. However, the interrupt master enable flag remains at "0" when so clear by an interrupt service program.

Interrupt requests are sampled during the final cycle of the instruction being executed. Thus, the next interrupt can be accepted immediately after the interrupt return instruction is executed.

Note: When the interrupt processing time is longer than the interrupt request generation time, the interrupt service task is performed but not the main task.

1.9.2 Software Interrupt (INTSW)

Executing the [SWI] instruction generates a software interrupt and immediately starts interrupt processing (INTSW is highest prioritized interrupt). However, if processing of a non-maskable interrupt is already underway, executing the SWI instruction will not generate a software interrupt but will result in the same operation as the [NOP] instruction. Thus, the [SWI] instruction behaves like the [NOP] instruction.

Note: Software interrupt generates during non-maskable interrupt processing to use SWI instruction for software break in a development tool.

Use the [SWI] instruction only for detection of the address error or for debugging.

① Address Error Detection

 FF_H is read if for some cause such as noise the CPU attempts to fetch an instruction from a non-existent memory address. Code FF_H is the SWI instruction, so a software interrupt is generated and an address error is detected. The address error detection range can be further expanded by writing FF_H to unused areas of the program memory. Address trap reset is generated for instruction fetch from a part of RAM area (address 0040_H - $083F_H$) or SFR area (0000_H - $003F_H$).

② Debugging

Debugging efficiency can be increased by placing the SWI instruction at the software break point setting address.

1.9.3 External Interrupts

The 87CM24 has five external interrupts (INT0 to INT5 : INT0, INT1, INT2, INT3, INT5). Three of these (INT1, INT2, INT3) have digital noise cancellation circuits (pulse inputs of less than a fixed time are cancelled as noise). Edge selection is possible with pins INT1, INT2, and INT3.

The INTO/P10 pin can be selected either as an external interrupt input pin or as an I/O port. At reset, it is initialized as an input port.

Edge selection, noise cancellation control, and INTO/P10 pin function selection are performed by the external interrupt control register (#0037H : EINTCR).

The both-edge detect function of the INT3 pin is selected by the external interrupt control register (#0037H :EINTCR and #001FH : EINT3).

Table 1-3 lists enable conditions, edge select, noise cancellation conditions. The following are notes on the usage of external interrupts:

Notes on usage of external interrupts:

Note 1: When INTO to INT5 (INTO, INT1, INT2, INT3, INT5) are used in SLOW or SLEEP mode, the noise cancellation function is disabled. Noise cancellation time for a pulse input during operating mode transition is indeterminate.

Note 2 : Input pulse width for INTO and INT5 must be one machine cycle or more at both high and low levels.

```
INTO, INT5 input pulse t<sub>INTL</sub> t<sub>INTH</sub>
```

t_{INTL}, t_{INTH} > t_{cyc} t_{cyc} = 4/fc [s] (at NORMAL 1/2 and IDLE 1/2 modes) 4/fs [s] (at SLOW and SLEEP modes)

Note 3: If a signal without noise is input to the external interrupt pin in NORMAL 1/2 or IDLE 1/2 mode, the maximum times from input signal edge to input latch set are as described below:

```
1NT1 pin 49/fc [s] (when INT1NC = 1)
193/fc [s] (when INT1NC = 0)

2 INT2 pin 25/fc [s]
3 INT3 pin 25/fc [s] (when #0037H: INT3W = 0, falling or rising edge)
25/fc [s] (when #0037H: INT3W = 1 and #001FH: NCS (0, 0, 0))
(26/fc) × 8.5 + 19/fc [s] (when #0037H: INT3W = 1 and #001FH: NCS (0, 0, 1))
(27/fc) × 8.5 + 19/fc [s] (when #0037H: INT3W = 1 and #001FH: NCS (0, 1, 0))
(28/fc) × 8.5 + 19/fc [s] (when #0037H: INT3W = 1 and #001FH: NCS (0, 1, 1))
(29/fc) × 8.5 + 19/fc [s] (when #0037H: INT3W = 1 and #001FH: NCS (1, 0, 0))
(210/fc) × 8.5 + 19/fc [s] (when #0037H: INT3W = 1 and #001FH: NCS (1, 1, 1))
(212/fc) × 8.5 + 19/fc [s] (when #0037H: INT3W = 1 and #001FH: NCS (1, 1, 1))
```

Note 4: Noise cancellation/pulse receive conditions for timer/counter are as described below:

① TC1 pin: Less than 7/fc lsl (noise cancellation) and 24/fc lsl or more (pulse receive)

② TC3 pin: When INT3W = 0, less than 7/fc [s] (noise cancellation) and 24/fc [s] or more

(pulse receive).

For when INT3W = 1, see Table 1-3 (b).

Note 5: When INTOEN = 0, interrupt latch IL3 is not set even if a falling edge is detected for INTO pin input.

Note 6: Change EINTCR only when IMF = 0. After changing EINTCR, interrupt latches of external interrupt inputs must be cleared to "0" using load instruction.

Example: Changes INT2 edge selection from rising edge to falling edge

DI ; IMF \leftarrow 0 (disables interrupt service) LD (EINTCR), 10000110B ; INT2ES \leftarrow 1 (changes edge selection) LD (ILL), 01111111B ; IL7 \leftarrow 0 (clears interrupt latch) EI ; IMF \leftarrow 1 (enables interrupt service)

- Note 7: If changing the contents of INT1ES during NORMAL1/2 mode, interrupt latch of external interrupt input INT1 must be cleared after 14 machine cycles (when INT1NC = 1) or 50 machine cycles (when INT1NC = 0) from the time of changing. During SLOW mode, 3 machine cycles are required.
- Note 8: In order to change of external interrupt input by rewriting the contents of INT2ES, INT3ES and INT4ES during NORMAL1/2 mode, clear interrupt latches of external interrupt inputs (INT2, INT3 and INT4) after 8 machine cycles from the time of rewriting. During SLOW mode, 3 machine cycles are required.
- Note 9: In order to change an edge of timer counter input by rewriting the contents of INT2ES, INT3ES and INT4ES during NORMAL1/2 mode, rewrite the contents after timer counter is stopped (TC*s = 0), that is, interrupt disable state. Then, clear interrupt laches of external interrupt inputs (INT2, INT3 and INT4) after 8 machine cycles from the time of rewriting to change to interrupt enable state. Finally, start timer counter. During SLOW mode, 3 machine cycles are required.

Example: When changing TC1 pin inputs edge in external trigger timer mode from rising edge to falling edge. (example: TMP87CH00N)

LD (TC1CR),01001000B $TC1S \leftarrow 00 \text{ (stop TC1)}$ $IMF \leftarrow 0$ (disable interrupt service) LD (EINTCR),00000100B INT2ES ← 1 (change edge selection) NOP 8 machine to cycles NOP $IL7 \leftarrow 0$ (clear interrupt latch) LD (ILL),01111111B $IMF \leftarrow 1$ (enable interrupt service) FΙ LD (TC1CR),01111000B $TC1S \leftarrow 11 \text{ (start TC1)}$

Note 10: When high-impedance is specified for port output in stop mode, port input is forcibly fixed to low level internally. Thus, interrupt latches of external interrupt inputs except INT5 (P20/STOP) which are also used as ports may be set to "1". To specify high-impedance for port output in stop mode, first disable interrupt service (IMF = 0), activate stop mode. After releasing stop mode, clear interrupt latches using load instruction, then, enable interrupt service.

Example: Activating stop mode

LD (SYSCR1), 01000000B ; OUTEN ← 0 (specifies high-impedance) DI ; IMF ← 0 (disables interrupt service) SET (SYSCR1). STOP ; STOP ← 1 (activates stop mode) LDW (IL), 111101110101111B ; IL11, 7, 5, 3 ← 0 (clears interrupt latches) EI ; IMF ← 1 (enables interrupt service)

Table 1-3 (a)	. External	Interrupts
---------------	------------	------------

SOURCE	Di n	Secondary	Enable		Edge		Digital paice valuet
SOURCE	Pin	function	Condition	rising	falling	both	Digital noise reject
INT0	ĪNT0	P10	IMF = 1, INT0EN = 1	_	0	_	— (hysteresis input)
INT1	INT1	P11	IMF • EF ₅ = 1	INT1ES = 0	INT1ES = 1	<u> </u>	Note 1)
INT2	INT2	P12/TC1	IMF • EF ₇ = 1	INT2ES = 0	INT2ES = 1	_	Note 2)
INT3	INT3	P40 / TC3	$IMF \cdot EF_{11} = 1,$ $INT3W = 0$	INT3ES = 0	INT3ES = 1	_	Note 3)
			IMF • EF ₁₁ = 1, INT3W = 1	_	_	INT3W = 1 Note5)	Note 4)
INT5	ĪNT5	P20/STOP	IMF • EF ₁₅ = 1	_	0	_	— (hysteresis input)

- Note 1: Pulses less than 15/fc [s] or 63/fc [s] are cancelled as noise. Pulses equal to or more than 48/fc [s] or 192/fc [s] are regarded as signals.
- Note 2: Pulses less than 7/fc [s] are cancelled as noise. Pulses equal to or more than 24/fc [s] are regarded as signals.
- Note 3: For falling or rising edge, pulses less than 7/fc [s] are cancelled as noise. Pulses equal to or more than 24/fc [s] are regarded as signals. Same applies to pin TC3 (at one edge).
- Note 4: Noise cancellation conditions are as listed in Table 1-3 (b). They are applied to the INT3 pin when it is used for both-edge interrupts. To detect remote control signals using timer 3 in capture mode, the INT3 pin is used for both-edge interrupts.
- Note 5: To detect the edge at which an interrupt is generated, read bit 7 (INTEDT) in EINT3CR (#001F_H), that is, at the beginning of the interrupt processing routine.

INTEDT is valid only for both-edge interrupts (INT3W = 1). INTEDT is set to 1 by an interrupt as the non-selected edge; cleared to 0 after read automatically.

For both-edge interrupts, rising or falling edge is selected by setting/modifying bit 3 (INT3ES) in EINTCR (#0037_H). When rising edge is selected (INT3ES = 0), bit 7 in INTEDT (#001F_H) is set to 1 when a falling edge is detected at the INT3 pin. (That is, remains 0 if rising edge is detected.)

When falling edge is selected (INT3ES = 1), bit 7 in INTEDT: #001 F_H is set to 1 when a rising edge is detected at the INT3 pin. (That is, remains 0 at falling edge.)

Table 1-3 (b). Noise reject condition for INT3 (both-edge interrupt)

	#001FH		max. pulse width	min. pulse width			
NCS2	NCS1	NCS0	for noise reject	for immediate signal			
0	0	0	– (histeres	is input)			
0	0	1	(2 ⁶ /fc) ×7 – 6/fc	(2 ⁶ /fc) ×8 + 5/fc			
0	1	0	(2 ⁷ /fc) × 7 – 6/fc	(2 ⁷ /fc) ×8 + 5/fc			
0	1	1	(2 ⁸ /fc) × 7 – 6/fc	(28/fc) ×8+5/fc			
1	0	0	(2 ⁹ /fc) ×7 – 6/fc	(2 ⁹ /fc) ×8 + 5/fc			
1	0	1	(2 ¹⁰ /fc) × 7 – 6/fc	(2 ¹⁰ /fc) × 8 + 5/fc			
1	1	0	(2 ¹¹ /fc) × 7 – 6/fc	(2 ¹¹ /fc) × 8 + 5/fc			
1	1	1	(2 ¹² /fc) × 7 – 6/fc	(2 ¹² /fc) × 8 + 5/fc			

Note: In SLOW mode, set (NCS) = (0, 0, 0).

In SLOW mode, the digital noise filter in the above table is disabled.




Figure 1-26 (a) External Interrupt Control Register




Figure 1-26 (b) External Interrupt Control Register 2




Figure1-26 (C). Bother One Edge Detictor of INT3/TC3 Pin

Notes on the usage of INT3 pin (external interrupt)

1. In the case of using the INT3 pin for one edge (either rising or falling).

Note: In order to set/rewrite external interrupt control register(EINTCR), set / rewirte external interrupt register in the interrupt disable state (IMF = 0). Then, enable interrupt acceptance after interrupt latch cleared.


- 2. In the case of using the INT3 pin for both edge (rising and falling).
 - Note 1: When using the INT3 pin for both edges (rising and falling), set bit 0 (INT3W) in EINTCR ($\#0037_H$) to 1.
 - Note 2: To detect the edge at which an interrupt is generated, read bit 7 (INTEDT) in EINT3CR (#001FH), that is, at the beginning of the interrupt processing routine.
 - Note 3: INTEDT is valid only for both-edge interrupts (INT3W = 1). INTEDT is set to 1 by an interrupt as the non-selected edge; cleared to 0 after read automatically.

 When rising edge is selected (INT3ES = 0), bit 7 in INTEDT (#001F_H) is set to 1 when a falling edge is detected at the INT3 pin. (That is, remains 0 if rising edge is detected.)


 When falling edge is selected (INT3ES = 1), bit 7 in INTEDT: #001F_H is set to 1 when a rising edge is detected at the INT3 pin. (That is, remains 0 at falling edge.)
 - Note 4: In order to set/rewrite external interrupt control register(EINTCR), set / rewirte external interrupt register in the interrupt disable state (IMF = 0). Then, enable interrupt acceptance after interrupt latch cleared.

Operation description for INT3 (both-edge interrupt) in use:


- 1. Operation without setting/modifying external interrupt control register (EINTCR) after reset: For both-edge interrupts, rising edge is selected (INT3ES = 0) and fixed.
 - 1) Case 1: When the initial state of the INT3 pin is high after reset:




2) Case2: When the initial state of the INT3 pin is low after reset:




- 2. Operation with setting/modifying external interrupt control register (EINTCR) after reset:
 - 1) Case3: When the initial state of the INT3 pin is low after reset/low at edge switchover from rising to falling:




2) Case4: When the initial state of the INT3 pin is high after reset/high at edge switchover from rising to falling:



3) Case 5: When the initial state of the INT3 pin is high after reset/low at edge switchover from rising to falling:



4) Case6: When the initial state of the INT3 pin is low after reset/high at edge switchover from rising to falling:



1.10 Watchdog Timer (WDT)

The watchdog timer rapidly detects the CPU malfunction such as endless looping caused by noise or the like, and resumes the CPU to the normal state.

The watchdog timer signal for detecting malfunction can be selected either a reset output or a non-maskable interrupt request. However, selection is possible only once after reset. At first the reset output is selected.

When the watchdog timer is not being used for malfunction detection, it can be used as a timer to generate an interrupt at fixed intervals.

1.10.1 Watchdog Timer Configuration




Figure 1-27. Watchdog Timer Configuration

1.10.2 Watchdog Timer Control

Figure 1-28 shows the watchdog timer control registers (WDTCR1, WDTCR2). The watchdog timer is automatically enabled after reset.

(1) Malfunction detection methods using the watchdog timer

The CPU malfunction is detected as follows.

- ① Setting the detection time, selecting output, and clearing the binary counter.
- ② Repeatedly clearing the binary counter within the setting detection time.

If the CPU malfunction occurs for any cause, the watchdog timer output will become active at the rising of an overflow from the binary counters unless the binary counters are cleared. At this time, when WDTOUT = 1 a reset is generated, which drives the $\overline{\text{RESET}}$ pin low to reset the internal hardware and the external circuits. When WDTOUT = 0, a watchdog timer interrupt (INTWDT) is generated.

The watchdog timer temporarily stops counting in the STOP mode including warm-up or IDLE mode, and automatically restarts (continues counting) when the STOP/IDLE mode is released.




Figure 1-28. Watchdog Timer Control Registers

Table 1-4. Watchdog Timer Detection Time

	Operating mode	Detection time		
NORMAL1	NORMAL2	SLOW	At fc = 8MHz	At fs = 32.768kHz
2 ²⁵ / fc [s]	2 ²⁵ / fc, 2 ¹⁷ / fs	2 ¹⁷ / fs	4.194 s	4 s
2 ²³ / fc	2 ²³ / fc, 2 ¹⁵ / fs	2 ¹⁵ / fs	1.048 ms	1 s
2 ²¹ / fc	2 ²¹ /fc, 2 ¹³ /fs		262.1 ms	250 ms
2 ¹⁹ / fc	2 ¹⁹ / fc, 2 ¹¹ / fs		65.5 ms	62.5 ms

(2) Watchdog Timer Enable

The watchdog timer is enabled by setting WDTEN (bit 3 in WDTCR1) to "1". WDTEN is initialized to "1" during reset, so the watchdog timer operates immediately after reset is released.

Example: Enables watchdog timer

LD (WDTCR1), 00001000B ; WDTEN←1

(3) Watchdog Timer Disable

The watchdog timer is disabled by writing the disable code (B1_H) to WDTCR2 after clearing WDTEN (bit 3 in WDTCR1) to "0". The watchdog timer is not disabled if this procedure is reversed and the disable code is written to WDTCR2 before WDTEN is cleared to "0".

During disabling the watchdog timer, the binary counters are cleared to "0".

Example: Disables watchdog timer

LDW (WDTCR1), 0B101H ; WDTEN←0, WDTCR1←disable code

1.10.3 Watchdog Timer Interrupt (INTWDT)

This is a pseudo non-maskable interrupt which can be accepted regardless of the contents of the EIR. If a watchdog timer interrupt or a software interrupt is already accepted, however, the new watchdog timer interrupt waits until the previous interrupt processing is completed (the end of the [RETN] instruction execution).

The stack pointer (SP) should be initialized before using the watchdog timer output as an interrupt source with WDTOUT.

Example: Watchdog timer interrupt setting up.

LD SP, 013FH ; Sets the stack pointer

LD (WDTCR1), 00001000B ; WDTOUT←0

1.10.4 Watchdog Timer Reset

If the watchdog timer output becomes active, a reset is generated, which drives the $\overline{\text{RESET}}$ pin low to reset the internal hardware. The reset output time is 2^{20} /fc [s] (131 ms at fc = 8 MHz). The $\overline{\text{RESET}}$ pin is sink open drain input / output with pull-up resistor.

Note: The high-frequency clock oscillator also turns on when a watchdog timer reset is generated in SLOW mode. Thus, the reset output time is 2²⁰/fc.

The reset output time include a certain amount of error if there is any fluctuation of the oscillation frequency when the high-frequency clock oscillator turns on. Thus, the reset output time must be considered approximate value.




Figure 1-29. Watchdog Timer Interrupt / Reset

1.11 Reset Circuit

The 87CM24 each have four types of reset generation procedures: an external reset input, an address trap reset, a watchdog timer reset and a system clock reset. Table 1-5 shows on-chip hardware initialization by reset action. The internal source reset circuit (watchdog timer reset, address trap reset, and system clock reset) is not initialized when power is turned on. Thus, output from the RESET pin may go low (2²⁰/fc [s] (131 ms at 8 MHz) when power is turned on.

On-chip Hardware		Initial Value	On-chip Hardware	Initial Value
Program counter	(PC)	(FFFF _H)⋅(FFFE _H)	Divider of Timing generator	0
Register bank selector	(RBS)	0	Market all all and the control	Facility
Jump status flag	(JF)	1	Watchdog timer	Enable
Interrupt master enable flag Interrupt individual enable flac	(IMF)	0	Output latches of I/O ports	Refer to I/O port circuitry
Interrupt latches	(IL)	0	Control registers	Refer to each of control register

Table 1-5. Initializing Internal Status by Reset Action

1.11.1 External Reset Input

When the RESET pin is held at low for at least 3 machine cycles (12/fc [s]) with the power supply voltage within the operating voltage range and oscillation stable, a reset is applied and the internal state is initialized.

When the RESET pin input goes high, the reset operation is released and the program execution starts at the vector address stored at addresses FFFE_H - FFFF_H. The RESET pin contains a Schmitt trigger (hysteresis) with an internal pull-up resistor. A simple power-on-reset can be applied by connecting an external capacitor and a diode.




Figure 1-30. Simple Power-on-Reset Circuitry

1.11.2 Address-Trap-Reset

An address-trap-reset is one of fail-safe function that detects CPU malfunction such as endless looping caused by noise or the like, and returns the CPU to the normal state. If the CPU attempts to fetch an instruction from a part of RAM or SFRs (address 0000_{H} - $083F_{H}$ for 87CM24), an address-trap-reset will be generated. Then, the \overline{RESET} pin output will go low. The reset time is 2^{20} /fc [s] (131 ms at 8MHz).




Figure 1-31. Address-Trap-Reset

1.11.3 Watchdog Timer Reset

Refer to Section "1.10 Watchdog Timer".

1.11.4 System-Clock-Reset

Clearing both XEN and XTEN (bits 7 and 6 in SYSCR2) to "0" stops both high-frequency and low-frequency oscillation, and causes the MCU to deadlock. This can be prevented by automatically generating a reset signal whenever XEN = XTEN = 0 is detected to continue the oscillation. Then, the RESET pin output goes low from high-impedance. The reset time is 2²⁰/fc [s] (131 ms at 8 MHz).

2. PERIPHERAL HARDWARE FUNCTIONS

2.1 Special Function Registers (SFR) and Data Buffer Registers (DBR)

The TLCS-870 Series uses the memory mapped I/O system, and all peripherals control and data transfers are performed through the special function registers (SFR) and data buffer registers (DBR). The SFR are mapped to addresses $0000_{\rm H} - 003F_{\rm H}$ and the DBR to addresses $0F80_{\rm H} - 0FFF_{\rm H}$. Figure 2-1 shows the 87CM24 SFRs and DBRs.




Figure 2-1. SFR & DBR

2.2 **I/O Ports**

The 87CM24 have 10 parallel input/output ports (69pins) each as follows:

	Primary Function	Secondary Functions
Port P0	8-bit I/O port	
Port P1	8-bit I/O port	external interrupt input, timer/counter input/output, and divider output
Port P2	3-bit I/O port	low-frequency resonator connections, external interrupt input, and STOP mode release signal input
Port P3	6-bit I/O port	
Port P4	8-bit I/O port	serial interface, external interrupt input, timer/counter input/output
Port P5	8-bit I/O port	analog input
Port P6	8-bit I/O port	Segment Output
Port P7	8-bit I/O port	Segment Output
Port P8	8-bit I/O port	Segment Output
Port P9	4-bit I/O port	Segment Output

Each output port contains a latch, which holds the output data. All input ports do not have latches, so the external input data should either be held externally until read or reading should be performed several times before processing. Figure 2-2 shows input/output timing examples.

External data is read from an I/O port in the S1 state of the read cycle during execution of the read instruction. This timing can not be recognized from outside, so that transient input such as chattering must be processed by the program.

Output data output changes in the S2 state of the write cycle during execution of the instruction which writes to an I/O port.




Figure 2-2. Input/Output Timing (Example)

When reading an I/O port except programmable I/O ports, whether the pin input data or the output latch contents are read depends on the instructions, as shown below:

- (1) Instructions that read the output latch contents
 - ① XCH r, (src)
- ⑤ LD
- (pp) . b, CF

- ② CLR/SET/CPL (src).b
- ⑥ ADD/ADDC/SUB/SUBB/AND/OR/XOR (src), n
- ③ CLR/SET/CPL (pp).g④ LD (src).b, CF
- (src) side of ADD/ADDC/SUB/SUBB/AND/OR/XOR (src), (HL)
- (2) Instructions that read the pin input data
 - ① Instructions other than the above (1)
 - ② (HL) side of ADD/ADDC/SUB/SUBB/AND/OR/XOR (src), (HL)

2.2.1 Port P0 (P07 - P00)

Port P0 is an 8-bit general-purpose input/output port which can be configured as either an input or an output in one-bit unit under software control. Input/output mode is specified by the corresponding bit in the port P0 input/output control register (POCR). Port P0 is configured as an input if its corresponding POCR bit is cleared to "0", and as an output if its corresponding POCR bit is set to "1".

During reset, POCR is initialized to "0", which configures port PO as input. The PO output latches are also initialized to "0".

Note: The port set to an input mode reads pin input state. When used with input/output modes, output latch contents of the port set to an input mode may be placed by execution of bit operate instruction.




Figure 2-3. Port P0 and P0CR

Example: Setting the upper 4 bits of port P0 as an input port and the lower 4 bits as an output port (Initial output data are 1010_B).

LD (P0), 00001010B ; Sets initial data to P0 output latches LD (P0CR), 00001111B ; Sets the port P0 input/output mode

2.2.2 Port P1 (P17 - P10)

Port P1 is an 8-bit input/output port which can be configured as an input or an output in one-bit unit under software control. Input/output mode is specified by the corresponding bit in the port P1 input/output control register (P1CR). Port P1 is configured as an input if its corresponding P1CR bit is cleared to "0", and as an output if its corresponding P1CR bit is set to "1". During reset, the P1CR is initialized to "0", which configures port P1 as an input. The P1 output latches are also initialized to "0". Port P1 is also used as an external interrupt input, a timer/counter input, and a divider output. When used as secondary function pin, the input pins should be set to the input mode, and the output pins should be set to the output mode and beforehand the output latch should be set to "1".

It is recommended that pins P11 and P12 should be used as external interrupt inputs, timer/counter input, or input ports. The interrupt latch is set at the rising or falling edge of the output when used as output ports.

Pin P10 (INTO) can be configured as either an I/O port or an external interrupt input with INTOEN (bit 6 in EINTCR). During reset, pin P10 (INTO) is configured as an input port P10.




Figure 2-4. Port P1 and P1CR

Example: Sets P17, P16 and P14 as output ports, P13 and P11 as input ports, and the others as function pins. Internal output data is "1" for the P17 and P14 pins, and "0" for the P16 pin.

LD (EINTCR), 01000000B ; INT0EN←1

LD (P1), 10111111B ; P17←1, P14←1, P16←0

LD (P1CR), 11010000B

Note: The port set to an input mode reads pin input state. When used with input/output modes, output latch contents of the port set to an input mode may be placed by execution of bit operate instruction.

2.2.3 Port P2 (P22 - P20)

Port P2 is a 3-bit input/output port. It is also used as an external interrupt input, and low-frequency crystal connection pins. When used as an input port, or a secondary function pin, the output latch should be set to "1". During reset, the output latches are initialized to "1".

A low-frequency crystal (32.768kHz) is connected to pins P21 (XTIN) and P22 (XTOUT) in the dual-clock mode. In the single-clock mode, pins P21 and P22 can be used as normal input/output ports.

It is recommended that pin P20 should be used as an external interrupt input, a STOP mode release signal input, or an input port. If used as an output port, the interrupt latch is set on the falling edge of the output pulse.

When a read instruction is executed for port P2, bits 7 to 3 read in as indefinite.




Figure 2-5. Port P2

2.2.4 Port P3 (P35 - P30)

Port P3 is an 6-bit input/output port. When used as an input port, the output latch should be set to "1". The output latches are initialized to "1" during reset.

Example 1: Output the immediate data 2A_H to the P3 port.

LD (P3), 2AH ; P3←2A_H

Example 2: Inverts the output of the upper 2bits (P35 - P34) of the P3 port.

XOR (P3), **110000B

; P35 to P34←P35 to P34




Figure 2-6. Port P3

2.2.5 Port P4 (P47 - P40)

Port P4 is an 8-bit input/output port, and is also used as serial interface (SIO1, SIO2) input/output. When used as an input port or a secondary function pin, the output latch should be set to "1". The output latches are initialized to "1" during reset.




Figure 2-7. Port P4

Note: The port set to an input mode reads pin input state. When used with input/output modes, output latch contents of the port set to an input mode may be placed by execution of bit operate instruction.

2.2.6 Port P5 (P57 - P50)

Port P5 is a general-purpose 8-bit I/O port that can be specified bitwise. It is also used for analog input. Specify input or output using the P5 I/O control register (P5CR) and AINDS (bit 4 of ADCCR). At reset, the P5CR is set to 0; AINDS, to 0, setting port P5 to analog input. At reset, the output latch of port P5 is initialized to "0". The P5CR is write-only register. The pins of port P5 not specified for analog input can be used as an I/O port; to maintain accuracy, do not use them for output instructions during A/D conversion. While the A/D converter is operating, executing an input instruction writes "1" to pins specified for analog input; "1" or "0", to pins not specified for analog input depending on the pin input level.




Figure 2-8. Port P5

2.2.7 Ports P6 (P67 – P60) Port P7 (P77 – P70) Port P8 (P87 – P80) Port P9 (P93 – P90)

Port P6 is an 8-bit input / output port and is also used as the segment output port.

Input / output mode or segement output mode is specified by the corresponding bit in the P6 port control register (P6CR). During reset, P6CR is initialized to "0", which configure port P6 as input / output. Port P6 output latches are also initialized to "1". P6CR can only be written.

6 5 2 4 3 **P6** (0006_H) P67 P66 P65 P60 P64 P63 P62 P61 (Initial value: 1111 1111) SEG16 | SEG17 | SEG18 | SEG19 | SEG20 | SEG21 | SEG22 | SEG23 4 P6CR (Initial value: 0000 0000) (0029_{H}) Port P6/ P6CR 0: port P6 mode Write segment output select 1: segment output mode only OUTEN P6CRi P7CRi P8CRi P9CRi data input < P6CR i P7CR i D Q data output P8CR i P9CR j outpup latch LCD data output -D Note: i = 7 to 0LCD control Setting the upper 2 bits of port P6 as a segment output port, and the others as Example: input/output port. (P6CR), 11000000B LD 4 P70 P76 P74 P73 P72 (Initial value: 1111 1111) (0007_{H}) SEG24: SEG29 SEG30 SEG31 SEG25 : SEG26 : SEG27 SEG28 4 3 2 P7CR (Initial value: 0000 0000) $(002A_{H})$ P7CR Port P7/ 0: port P7 mode Write segment output select 1: segment output mode only 7 6 5 4 3 2 Р8 P80 P87 P86 P85 P84 P83 P82 P81 (0008_{H}) (Initial value: 1111 1111) SEG32 : SEG33 SEG34 SEG35 SEG36 SEG37 : SEG38 : SEG39 P8CR (Initial value: 0000 0000) $(002B_{H})$ P8CR Port P8/ 0: port P8 mode Write 1: segment output mode segment output select only 5 6 4 3 2 P93 P92 P91 P90 (Initial value: **** 1111) (0009_{H}) SEG12 SEG13 SEG14 SEG15 P9CR (Initial value: **** 0000) $(002C_{H})$ P9CR Port P9 / 0: port P9 mode Write segment output select 1: segment output mode only

Figure 2-9. Port P6, P7, P8, P9

2.3 Time Base Timer (TBT)

The time base timer generates time base for key scanning, dynamic displaying, etc. It also provides a time base timer interrupt (INTTBT). The time base timer is controlled by the control register (TBTCR) shown in Figure 2-11.

An INTTBT is generated on the first rising edge of source clock (the divider output of the timing generator) after the time base timer has been enabled. The divider is not cleared by the program; therefore, only the first interrupt may be generated ahead of the set interrupt period. (Figure 2-10 (b)) The interrupt frequency (TBTCK) must be selected with the time base timer disabled (both frequency selection and enabling can be performed simultaneously).

Example: Sets the time base timer frequency to fc/216 [Hz] and enables an INTTBT interrupt.

LD (TBTCR), 00001010B SET (EIRL). 6




Figure 2-10. Time Base Timer

BTCR 1036 _H)	OVOEN)	(DVOCK)	(DV7CK)	TBTEN		ТВТСК		(Initial value	0**0 0***)		
	TBTEN Time base timer enable/disable				1 .	: Disable : Enable					
	TBTCK Time base timer interrupt frequency select			001 010 011 100 101	: fc/2 ²³ or : fc/2 ²¹ or : fc/2 ¹⁶ or : fc/2 ¹⁴ or : fc/2 ¹³ or : fc/2 ¹² or : fc/2 ⁹ or	r fs/2 ⁸ r fs/2 ⁶ r fs/2 ⁵ r fs/2 ⁴ r fs/2 ³		F	R∕W		

Figure 2-11. Time Base Timer and Divider Output Control Register

Table 2-1. Time Base Timer Interrupt Frequency										
твтск	NORMAL1/2,	IDLE1/2 mode	SLOW, SLEEP mode	Interrupt Frequency						
IBICK	DV7CK = 0	DV7CK = 1		At fc = 8 MHz	At fs = 32.768 kHz					
000	fc/2 ²³	fs / 2 ¹⁵	fs / 2 ¹⁵	0.95 Hz	1 Hz					
001	fc / 2 ²¹	fs / 2 ¹³	fs / 2 ¹³	3.81	4					
010	fc/2 ¹⁶	fs / 2 ⁸	-	122.07	128					
011	fc / 2 ¹⁴	fs / 2 ⁶	-	488.28	512					
100	fc/2 ¹³	fs / 2 ⁵	-	976.56	1024					
101	fc / 2 ¹²	fs / 2 ⁴	-	1953.12	2048					
110	fc/2 ¹¹	fs / 2 ³	_	3906.25	4096					
111	fc / 2 ⁹	fs / 2	-	15625	16384					

Table 2-1. Time Base Timer Interrupt Frequency

2.4 Divider Output (DVO)

A 50% duty pulse can be output using the divider output circuit, which is useful for piezo-electric buzzer drive. Divider output is from pin P13 (DVO). The P13 output latch should be set to "1" and then the P13 should be configured as an output mode.

Divider output circuit is controlled by the control register (TBTCR) shown in Figure 2-12.




Figure 2-12. Divider Output Control Register

Example: 1 kHz pulse output (at fc = 8 MHz)

SET (P1).3 ; P13 output latch ←1

LD (P1CR), 00001000B ; Configures P13 as an output mode

LD (TBTCR), 10000000B ; DVOEN←1, DVOCK←00

Table 2-2. Frequency of Divider Output

DVOCK	Frequer Divider C	•	At fc = 4.194304 MHz		At fc = 8	BMHz	At fs = 32.768 kHz			
00	fc / 2 ¹³ or	fs / 2 ⁵	0.512	[kHz]	0.976	[kHz]	1.024	[kHz]		
01	fc / 2 ¹²	fs / 2 ⁴	1.024		1.953		2.048			
10	fc / 2 ¹¹	fs / 2 ³	2.048		3.906		4.096			
11	fc / 2 ¹⁰	fs / 2 ²	4.096		7.812		8.192			





Figure 2-13. Divider Output


2.5 16-bit Timer/Counter 1 (TC1)2.5.1 Configuration



Fugure 2-14. Timer/Counter 1

2.5.2 Control

The timer/counter 1 is controlled by a timer/counter 1 control register (TC1CR) and two 16-bit timer registers (TREG1A and TREG1B). Reset does not affect TREG1A and TREG1B.



- Note 4: Software capture can be used in only timer and event counter modes. SCAP1 is automatically cleared to "0" after software capture.
- Note 5: Values to be loaded to timer registers must satisfy the following condition.

 TREG1A>TREG1B>0 (PPG output mode); TREG1A>0 (others)
- Note 6: Always write "0" to TFF1 except the PPG output mode.
- Note 7: TC1CR is a write-only register, which cannot access any of in read-modify-write instruction such as bit operate, etc.
- Note 8: TREG1B cannot be written after setting to PPG output mode.

Figure 2-15. Timer Registers and TC1 Control Register

2.5.3 Function

Timer/counter 1 has six operating modes: timer, external trigger timer, event counter, window, pulse width measurement, programmable pulse generator output mode.

(1) Timer Mode

In this mode, counting up is performed using the internal clock. The contents of TREG1A are compared with the contents of up-counter. If a match is found, an INTTC1 interrupt is generated, and the counter is cleared to "0". Counting up resumes after the counteriscleared. The current contents of up-counter can be transferred to TREG1B by setting SCAP1 (bit 6 in TC1CR) to "1" (software capture function). SCAP1 is automatically cleared to "0" after capaturing.

Table 2-3. Timer/Counter 1 Source Clock (Internal Clock)

	Source clo	ck	Reso	olution	Maximum time setting		
NORMAL1/2, IDLE1/2 modes		SLOW SLEED mades				, , , , , , , , , , , , , , , , , , ,	
DV7CK = 0	DV7CK = 1	SLOW, SLEEP modes	At fc = 8 MHz	At fs = 32.768 kHz	At fc = 8 MHz	At fs = 32.768 kHz	
fc / 2 ¹¹ [Hz]	fs / 2 ³ [Hz]	fs / 2 ³ [Hz]	256 μs	244.14 μs	16.8 s	16.0 s	
fc / 2 ⁷	fc / 2 ⁷	-	16 μs	_	1.0 s	-	
fc / 2 ³	fc/2³	-	1 μs	-	65.5 ms	-	

Example 1 : Sets the timer mode with source clock $fs/2^3[Hz]$ and generates an interrupt 1 s. later (at fs = 32.768 kHz).

LD (TC1CR), 00000000B ; Sets the TC1 mode and source clock LDW (TREG1A), 1000H ; Sets the timer register (1 s \div 2³/fs = 1000_H)

SET (EIRL).EF4 ; enable INTTC1

ΕI

LD (TC1CR), 00010000B ; Starts TC1

Note: TC1CR is a write-only register, which cannot start by [SET(TC1CR).4] instruction.

Example 2 : Software capture

LD (TC1CR), 01010000B ; SCAP1←1 (Captures)
LD WA, (TREG1B) ; Reads captured value




Figure 2-16. Timer Mode Timing Chart

(2) External Trigger Timer mode

In this mode, counting up is started by an external trigger. This trigger is the edge of the TC1 pin input. Either the rising or falling edge can be selected. Edge selection is the same as for the external interrupt input INT2 pin. Source clock is used an internal clock selected. The contents of TREG1A is compared with the contents of up-counter. If a match is found, an INTTC1 interrupt is generated, and the counter is cleared to "0" and halted. The counter is restarted by the selected edge of the TC1 pin input.

When the edge input is opposite to the edge input way of the count start trigger at METTI (bit 6 in TC1CR) = 1, the counter is cleared, and count stops. In this mode, pulse input with a constant pulse width generates interrupt. When METT1 is "0", the opposite edge input is ignored. The edge of TC1 pin input before match detection is also ignored.

The TC1 pin input has the same noise rejection as the INT2 pin; therefore, pulses of 7/fc [s] or less are rejected as noise. A pulse width of 24/fc [s] or more is required for edge detection in NORMAL1/2 or IDLE1/2 mode. The noise rejection circuit is turned off in SLOW and SLEEP modes. But, a pulse width of 4/fs [s] or more is required.

```
Example 1 : Generates interrupt after 100 \mus from TC1 pin input rising edge (at fc = 8 MHz).
```

```
(EINTCR), 00000000B
           LD
                                                                ; INT2ES←0 (rising edge)
           LDW
                           (TREG1A), 0064H
                                                                ; 100 \,\mu\text{s} \div 2^3 / \text{fc} = 64_{\text{H}}
                           (EIRL).EF4
                                                                ; Enables INTTC1 interrupt
           SET
           ΕI
           LD
                           (TC1CR), 00111000B
                                                                ; Starts TC1 external trigger, METT = 0
Example 2: When "L" level pulses of 4ms or more is input to TC1 pin, generates interrupt.
               (at fc = 8 MHz)
          LD
                           (EINTCR), 00000100B
                                                                ; INT2ES←1 ("L" level)
                           (TREG1A), 00FAH
           LDW
                                                                ; 4 \text{ ms} \div 2^7 / \text{ fc} = \text{FA}_{\text{H}}
           SET
                           (EIRL).EF4
                                                                ; Enables INTTC1 interrupt
           ΕI
           LD
                           (TC1CR), 01110100B
                                                                ; Starts TC1 external trigger, METT = 1
```




Figure 2-17. External Trigger Timer Mode Timing Chart

(3) Event Counter Mode

In this mode, events are counted on the edge of the TC1 pin input. Either the rising or falling edge can be selected with INT2ES in EINTCR. The contents of TREG1A are compared with the contents of up-counter. If a match is found, an INTTC1 interrupt is generated, and the counter is cleared. Counting up resumes after the counter is cleared. The maximum applied frequency is fc/2⁴ [Hz] in NORMAL1/2 or IDLE1/2 mode and fs/2⁴ [Hz] in SLOW or SLEEP mode.

Setting SCAP1 to "1" transferres the current contents of up-counter to TREG1B (software capture function). SCAP is automatically cleared after capturing.




Figure 2-18. Event Counter Mode Timing Chart (INT2ES = 1)

(4) Window mode

Counting up is performed on the rising edge of the pulse that is the logical AND-ed product of the TC1 pin input (window pulse) and an internal clock. The contents of TREG1A are compared with the contents of up-counter. If a match is found, an INTTC1 interrupt is generated, and the counter is cleared. Positive or negative logic for the TC1 pin input can be selected with INT2ES. Setting SCAP1 to "1" transferes the current contents of up-counter to TREG1B. It is necessary that the maximum applied frequency (TC1 input) be such that the counter value can be analyzed by the program. That is, the frequency must be considerably slower than the selected internal clock.




Figure 2-19. Window Mode Timing Chart

(5) Pulse width measurement mode

Counting is started by the external trigger (set to external trigger start by TC1S). The trigger can be selected either the rising or falling edge of the TC1 pin input. The source clock is used an internal clock. On the next falling (rising) edge, the counter contents are transferred to TREG1B and an INTTC1 interrupt is generated. The counter is cleared when the single edge capture mode is set. When double edge capture is set, the counter continues and, at the next rising (falling) edge, the counter contents are again transferred to TREG1B. If a falling (rising) edge capture value is required, it is necessary to read out TREG1B contents until a rising (falling) edge is detected. Falling or rising edge is selected with INT2ES, and single edge or double edge is selected with MCAP1 (bit 6 in TC1CR).

```
Duty measurement (Resolution fc/2<sup>7</sup> [Hz])
Example:
                            CLR
                                   (INTTC1SW). 0
                                                                 INTTC1 service switch initial setting
                           LD
                                   (EINTCR), 00000000B
                                                                 Sets the rise edge at the INT2 edge
                                   (TC1CR), 00000110B
                           LD
                                                                 Sets the TC1 mode and source clock
                                   (EIRL). 4
                                                                 Enables INTTC1
                           SET
                            ΕI
                            LD
                                   (TC1CR), 00110110B
                                                                 Starts TC1 with an external trigger
                PINTTC1: CPL
                                   (INTTC1SW). 0
                                                                 Complements INTTC1 service switch
                            JRS
                                   F, SINTTC1
                            LD
                                   (HPULSE), (TREG1BL)
                                                                 Reads TREG1B
                            LD
                                   (HPULSE + 1), (TREG1BH)
                            RETI
                SINTTC1: LD
                                   (WIDTH), (TREG1BL)
                                                                 Reads TREG1B (Period)
                                   (WIDTH + 1), (TREG1BH)
                            LD
                            :
                            RETI
                VINTTC1: DW
                                   PINTTC1
                                              WIDTH
                                 HPULSE
                 TC1 pin
```

INTTC1SW




Figure 2-20. Pulse Width Measurement Mode Timing Chart

(6) Programmable Pulse Generate (PPG) output mode

Counting is started by an edge of the TC1 pin input (either the rising or falling edge can be selected) or by a command. The source clock is used an internal clock. First, the contents of TREG1B are compared with the contents of the up-counter. If a match is found, timer F/F1 output is toggled. Next, timer F/F1 is again toggled and the counter is cleared by matching with TREG1A. An INTTC1 interrupt is generated at this time. Timer F/F output is connected to the P14 (PPG) pin. In the case of PPG output, set the P14 output latch to "1" and configure as an output with P1CR4. Timer F/F1 is cleared to "0" during reset. The timer F/F1 value can also be set by program and either a positive or negative logic pulse output is available. Also, writing to the TREG1B is not possible unless the timer / counter 1 is set to the PPG output mode.

Example : "H" level 800 μ s, "L"" level 200 μ s pulse output at fc = 8 MHz

 SET
 (P1).4
 ;
 P14 output latch←1

 LD
 (P1CR), 00010000B
 ;
 Sets P14 to an output mode

 LD
 (TC1CR), 10001011B
 ;
 Sets PPG output mode

LDW (TREG1A), 03E8H ; Sets a period (1 ms \div 1 μ s = 03E8_H)

LDW (TREG1B), 00C8H ; Sets "L" level pulse width (200 μ s ÷ 1 μ s = 00C8_H)

LD (TC1CR), 10010011B ; Start




Figure 2-21. PPG Output Mode Timing Chart




Figure 2-22. PPG Output

2.6 16-bit Timer/Counter 2 (TC2)

2.6.1 Configuration




Figure 2-23. Timer/Counter 2 (TC2)

2.6.2 Control

The timer/counter 2 is controlled by a timer/counter 2 control register (TC2CR) and a 16-bit timer register 2 (TREG2). Reset does not affect TREG2.




Figure 2-24. Timer Register 2 and TC2 Control Register

2.6.3 Function

The timer/counter 2 has three operating modes: timer, event counter and window modes. Also timer/counter 2 is used for warm-up when switching from SLOW mode to NORMAL2 mode.

(1) Timer Mode

In this mode, the internal clock is used for counting up. The contents of TREG2 are compared with the contents of up-counter. If a match is found, a timer/ counter 2 interrupt (INTTC2) is generated, and the counter is cleared. Counting up is resumed after the counter is cleared.

Also, when fc is selected as the source clock during SLOW mode, the lower 11 bits of TREG2 are ignored and an INTTC2 interrupt is generated by matching the upper 5 bits. Thus, in this case, only the TREG2_H setting is necessary.

Table 2-4. Source Clock (Internal Clock) for Timer/Counter 2

	Source clock				solution	Maximum time setting			
NORMAL1/2, IDLE1/2 mode				No.	Solution	IVIAXIIII	ir time setting		
DV7CK = 0	DV7CK = 1	SLOW mode	SLEEP mode	At fc = 8 MHz	At fs = 32.768 kHz	At fc = 8 MHz	At fs = 32.768 kHz		
fc / 2 ²³ [Hz]	fs / 2 ¹⁵ [Hz]	fs / 2 ¹⁵ [Hz]	fs / 2 ¹⁵ [Hz]	1.05 s	1 s	19.1 hour	18.2 hour		
fc / 2 ¹³	fs / 2 ⁵	fs / 2 ⁵	fs / 2 ⁵	1.02 ms	1 ms	1.1 min	1 min		
fc / 2 ⁸	fc / 2 ⁸	-	-	32 μ s	-	2.1 s	-		
fc / 2 ³	fc / 2 ³	_	_	s <i>ير</i> 1	_	65.5 ms	_		
_	_	fc (Note)	-	125 ns	_	7.9 ms	-		
fs	fs	-	-	-	30.5 μ s	_	2 s		

Note: "fc" can be used only in the timer mode. This is used for warm up when switching from SLOW mode to NORMAL2 mode.

Example: Sets the timer mode with source clock $fc/2^3$ [Hz] and generates an interrupt every 25ms (at fc = 8 MHz).

LD (TC2CR), 00001100B ; Sets the TC2 mode and source clock LDW (TREG2), 61A8H ; Sets TREG2 (25 ms \div 2 3 /fc = 61A8 $_H$)

SET (EIRH).EF14 ; Enable INTTC2

ΕI

LD (TC2CR), 00101100B ; Starts TC2

(2) Event Counter Mode

In this mode, events are counted on the rising edge of the TC2 pin input. The contents of TREG2 are compared with the contents of the up-counter. If a match is found, an INTTC2 interrupt is generated, and the counter is cleared. The maximum frequency applied to the TC2 pin is fc/24 [Hz] in NORMAL1/2 or IDLE1/2 mode, and fs/24 [Hz] in SLOW or SLEEP mode. But, a pulse width of 2 machine cycles or more is required for both "H" and "L" level.

Example: Sets the event counter mode and generates an INTT2 interrupt 640 counts later.

 LD
 (TC2CR), 00011100B
 ; Sets the TC2 mode

 LDW
 (TREG2), 640
 ; Sets TREG2

 SET
 (EIRH).EF14
 ; Enable INTTC2

ΕI

LD (TC2CR), 00111100B ; Starts TC2

(3) Window Mode

In this mode, counting up is performed on the rising edge of the pulse that is the logical AND-ed product of the TC2 pin input (window pulse) and an internal clock. The internal clock is selected with TC2CK. The contents of TREG2 are compared with the contents of up-counter. If a match is found, an INTTC2 interrupt is generated, and the up-counter is cleared to "0". It is necessary that the maximum applied frequency (TC2 input) be such that the counter value can be analyzed by the program. That is, the frequency must be considerably slower than the selected internal clock.

Example: Inputs "H" level pulse of 120 ms or more and generates interrupt. (at fc = 8 MHz).

LDW (TREG2), 0078H ; Sets TREG2 (120 ms \div 2¹³/fc = 0078_H)

SET (EIRH).EF14 ; Enables INTTC2 interrupt

ΕI

LD (TC2CR), 00100101B ; Starts TC2




Figure 2-25. Window Mode Timing Chart

2.7 8-Bit Timer/Counter 3 (TC3)

2.7.1 Configuration




Figure 2-26. Timer/Counter 3

2.7.2 Control

The timer/counter 3 is controlled by a timer/counter 3 control register (TC3CR) and two 8-bit timer registers (TREG3A and TREG3B). Reset does not affect these timer registers.




Figure 2-27. Timer Register 3A/3B and TC3 Control Register

2.7.3 Function

The timer/counter 3 has three operating modes: timer, event counter, and capture mode.

(1) Timer Mode

In this mode, the internal clock is used for counting up. The contents of TREG3A are compared with the contents of up-counter. If a match is found, a timer/counter 3 interrupt (INTTC3) is generated, and the up-counter is cleared. Counting up resumes after the up-counter is cleared. The current contents of up-counter are loaded into TREG3B by setting SCAP (bit 6 in TC3CR) to "1". SCAP is automatically cleared after capturing.

Table 2-5. Source Clock (Internal Clock) for Timer Counter 3

Source clock		Resolution		Maximum time setting					
NORMAL1/2, IDLE1/2 mode SLOW, SLEEP mode		Resolution			Maximum time setting				
DV7CK = 0	DV7CK = 1	SLOW, SLEEP Mode	At fc = 8 MHz		At fs = 32.768 kHz	At fc = 8	8 MHz	At $fs = 32.768 k$	Hz
fc/2 ¹² fc/2 ¹⁰ fc/2 ⁷	fs / 2 ⁴ [Hz] fs / 2 ²	fs / 2 ⁴ [Hz] - -	512 μ 128 μ 16 μ	S	488.28 μs 122.07 μs –	32.8	ms ms ms	125 ms 31.25 ms –	

(2) Event Counter Mode

In this mode, the TC3 pin input pulses are used for counting up. Either the rising or falling edge can be selected with INT3ES (bit 3 in EINTCR). The contents of TREG3A are compared with the contents of the up-counter. If a match is found, an INTTC3 interrupt is generated and the counter is cleared. The maximum applied frequency is fc/2⁴ [Hz] in the NORMAL1/2 or IDLE1/2 mode, and fs/2⁴ [Hz] in SLOW or SLEEP mode. Two or more machine cycles are required for both the "H" and "L" levels of the pulse width.

The current contents of up-counter are loaded into TREG3B by setting SCAP (bit 6 in TC3CR) to "1". SCAP is automatically cleared after capturing.

Example: Generates an interrupt every 0.5 s, inputing 50Hz pulses to the TC3 pin.

LD (TC3CR), 00001100B; Sets TC3 mode and source clock

LD (TREG3A), 19H ; $0.5 \text{ s} \div 1/50 = 25 = 19_{\text{H}}$

LD (TC3CR), 00011100B ; Start TC3

(3) Capture Mode

The pulse width, period and duty of the TC3 pin input are measured in this mode, which can be used in decoding the remote control signals, etc. The counter is free running by the internal clock. On the rising (falling) edge of the TC3 pin input, the current contents of counter is loaded into TREG3A, then the up-counter is cleared and an INTTC3 interrupt is generated. On the falling (rising) edge of the TC3 pin input, the current contents of the counter is loaded into the TREG3B. In this case, counting continues. At the next rising (falling) edge of the TC3 pin input, the current contents of counter are loaded into TREG3A, then the counter is cleared again and an interrupt is generated. If the counter overflows before the edge is detected, FF_H is set to the TREG3A and an overflow interrupt (INTTC3) is generated. During interrupt processing, it can be determined whether or not there is an overflow by checking whether or not the TREG3A value is FF_H. Also, after an interrupt (capture to TREG3A, or overflow detection) is generated, capture and overflow detection are halted until TREG3A has been read out; however, the counter continues.

When the TREG3A has been read out, capture and overflow detection resumes.

Thus, it is general to read out TREG3B before reading out TREG3A.




Figure 2-28. Timing Chart for Capture Mode (INT3ES = 0)

2.8 8-bit Timer/Counter 5 (TC5)

2.8.1 Configuration




Figure 2-29. Timer/Counter 5 (TC5)

2.8.2 Control

The TC5 is controlled by a timer/counter 5 control register (TC5CR) and an 8-bit timer register 5 (TREG5).




Figure 2-30. Timer/Counter 5 Timer register, Control register

2.8.3 Function

TC5 has 3 operating modes: timer, programmable divider output, and pulse width modulation output mode.

(1) Timer mode

In this mode, the internal clock is used for counting up. The contents of the timer register 5 (TREG5) is compared with the contents of the up-counter. Matching with TREG5 generates a timer/counter 5 interrupt (INTTC5) and clears the counter. Counting up resumes after the counter is cleared.

Table 2-6. Source Clock (Internal clock) for TC5

Source clock			resolution		maximum setting time	
NORMAL1/2, IDLE1/2 mode		CLOW CLEED mode	fc = 8 MHz	fs = 32.768	fc = 8 MHz	fs = 32.768
DV7CK = 0	0 DV7CK = 1 SLOW, SLEEP mode		IC = 8 IVITIZ	kHz	IC = 8 IVITZ	kHz
fc/2 ¹¹ [Hz] fc/2 ⁷ fc/2 ³	fs/2 ³ [Hz]	fs/2 ³ [Hz] - -	256 μs 16 μs 1 μs	244.14 <i>μ</i> s	65.536 ms 4.096 ms 256 μs	62.5 ms

(2) Programmable divider output (PDO) mode

The internal clock is used for counting up. The contents of the TREG5 are compared with the contents of the up-counter. The timer F/F5 output is toggled and the counter is cleared each time a match is found. The timer F/F5 output is inverted and output to the PDO (P41) pin. In the case of PDO output, set the P41 output latch to "1" and configure as an output with P4CR1. This mode can be used for 50% duty pulse output. INTTC5 interrupt is generated each time the PDO output is toggled.

Example : 1024 Hz pulse output (at fc = 4.194304 MHz)

SET (P4).1 ; P41 output latch←1

LD (TC5CR), 00000010B; Sets to TC5 modes and source clock

LD (TREG5), 20H ; $1/1024 \div 27/fc = 20_H$

LD (TC5CR), 00010010B ; Starts TC5




Figure 2-31. PDO Mode Timing Chart

(3) Pulse width modulation (PWM) output mode

PWM output with a resolution of 8-bits is possible. The internal clock is used for counting up. The contents of the TREG5 is compared with the contents of the up-counter. If a match is found, the timer F/F5 output is toggled. The counter continues counting and, when an overflow occurs, the timer is again toggled and the counter is cleared. The timer F/F5 output is inverted and output to the PWM (P41) pin. In the case of PWM output, set the P41 output latch to "1" and configure as an output with P4CRI. An INTTC5 interrupt is generated when an overflow occurs.

TREG5 is configured a 2- stage shift register and, during output, will not switch until one output cycle is completed even if TREG5 is overwritten; therefore, output can be altered continuously. Also, the first time, TREG5 is shifted by setting TC5S (bit 5 in TC5CR) to "1" after data are loaded to TREG5.

Note: PWM output mode can be used in only NORMAL1/2 or IDLE1/2 mode.




Figure 2-32. PWM Output Mode Timing Chart

Source clock	Resolution		Repeat cycle	
NORMAL1/2, IDLE1/2 mode	At fc=8MHz	At fc = 4.194304	At fc=8MHz	At fc = 4.194304
DV7CK = 0 DV7CK = 1	At IC= 8 IVINZ	MHz	At IC=6 MINZ	MHz
fc/2² [Hz] fc/2	500 ns 250 ns	953.7 ns 476.8 ns	128 μs 64 μs	244 μs 122 μs
fc	125 ns	238.4 ns	32 μs	61 μs

Table 2-7. PWM Output Mode

2.9 Serial Interface (SIO1, SIO2)

The 87CM24 each have two clocked-synchronous 8-bit serial interfaces (SIO1 and SIO2). Each serial interface has an 8-byte transmit and receive data buffer that can automatically and continuously transfer up to 64 bits of data.

The serial interfaces are connected to external devices via pins P44 (SO1), P43 (SI1), P42 (SCK1) for SIO1 and P47 (SO2), P46 (SI2), P45 (SCK2) for SIO2. The serial interface pins are also used as port P4. When used as serial interface pins, the output latches of these pins should be set to "1". In the transmit mode, pins P43 and P46 can be used as normal I/O ports, and in the receive mode, the pins P44 and P47 can be used as normal I/O ports.

2.9.1 Configuration

The SIO1 and SIO2 have the same configuration, except for the addresses/bit positions of the control/status registers and buffer registers.





Figure 2-33. Serial Interfaces

2.9.2 Control

The serial interfaces are controlled by SIO control registers (SIO1CR1/SIO1CR2 or SIO2CR1/SIO2CR2). The serial interface status can be determined by reading SIO status registers (SIO1SR or SIO2SR).

The transmit and receive data buffer is controlled by the BUF (bits 2-0 in SIO1CR2/SIO2CR2). The data buffer is assigned to addresses $0FFO_H$ - $0FFF_H$ for SIO1 or $0FFB_H$ - $0FFF_H$ for SIO2 in the DBR area, and can continuously transfer up to 8 words (bytes or nibbles) at one time. When the specified number of words has been transferred, a buffer empty (in the transmit mode) or a buffer full (in the receive mode or transmit/receive mode) interrupt (INTSIO1 or INTSIO2) is generated.

When the internal clock is used as the serial clock in the 8-bit receive mode and the 8-bit transmit/receive mode, a fixed interval wait can be applied to the serial clock for each word transferred. Four different wait times can be selected with WAIT (bits 4 and 3 in SIO1CR2/SIO2CR2).



SIO1CR2 (0021 _H) SIO2CR2	7 6	5 4 3 2 WAIT	1 0 BUF (Initial value: ***0 0000)				
(0023 _H)	WAIT	Wait control	Always sets "00" except 8-bit transmit/receive mode. $00: T_f = T_D \text{ (non-wait)}$ $01: T_f = 2T_D$ $10: T_f = 4T_D$ $11: T_f = 8T_D$ (wait)				
	BUF	Number of transfer words	Buffer address used	Write			




Figure 2-34. SIO Control Registers and Status Registers

(1) Serial Clock

a. Clock Source

SCK (bits 2 - 0 in SIO1CR1/SIO2CR1) is able to select the following:

1 Internal Clock

Any of four frequencies can be selected. The serial clock is output to the outside on the $\overline{SCK1}/\overline{SCK2}$ pin. The \overline{SCK} pin goes high when transfer starts.

When data writing (in the transmit mode) or reading (in the receive mode or the transmit/receive mode) cannot keep up with the serial clock rate, there is a wait function that automatically stops the serial clock and holds the next shift operation until the read/write processing is completed.

Table 2-8. Serial Clock Rate

	Serial clock	Maximum transfer rate		
NORMAL1/2,	IDLE1/2 mode	SLOW, SLEEP mode	Waximum danser rate	
DV7CK = 0	DV7CK = 0 DV7CK = 1		At fc = 8 MHz	At fs = 32.768 kHz
fc / 2 ¹³ [Hz] fc / 2 ⁸ fc / 2 ⁶ fc / 2 ⁵	fs/2 ⁵ [Hz] fc/2 ⁸ fc/2 ⁶ fc/2 ⁵	fs / 2 ⁵ [Hz] - - -	0.954 kbit/s 30.5 122 244	1 kbit/s - - -

Note: 1Kbit = 1024bit





Figure 2-35. Clock Source (Internal Clock)

② External Clock

An external clock connected to the $\overline{SCK1}$ / $\overline{SCK2}$ pin is used as the serial clock. In this case, the P42 ($\overline{SCK1}$) / P45 ($\overline{SCK2}$)output latch must be set to "1". To ensure shifting, a pulse width of at least 4 machine cycles is required. Thus, the maximum transfer speed is 244K-bit/s. (at fc = 8 MHz).



b. Shift edge

The leading edge is used to transmit, and the trailing edge is used to receive.

- ① Leading Edge
 Transmitted data are shifted on the leading edge of the serial clock (falling edge of the SCK pin input/output).
- ② Trailing Edge
 Received data are shifted on the trailing edge of the serial clock (rising edge of the SCK pin input/output).




Figure 2-36. Shift Edge

(2) Number of Bits to Transfer

Either 4-bit or 8-bit serial transfer can be selected. When 4-bit serial transfer is selected, only the lower 4 bits of the transmit/receive data buffer register are used. The upper 4 bits are cleared to "0" when receiving.

The data is transferred in sequence starting at the least significant bit (LSB).

(3) Number of Words to Transfer

Up to 8 words consisting of 4 bits of data (4-bit serial transfer) or 8 bits (8-bit serial transfer) of data can be transferred continuously. The number of words to be transferred is loaded to BUF.

An INTSIO interrupt is generated when the specified number of words has been transferred. If the number of words is to be changed during transfer, the serial interface must be stopped before making the change. The number of words can be changed during automatic-wait operation of an internal clock. In this case, the serial interface is not required to be stopped.




Figure 2-37. Number of Bits to Transfer (Example : 4-bit serial transfer)

2.9.3 Transfer Mode

SIOM (bits 5 - 3 in SIO1CR1/SIO2CR1) is used to select the transmit, receive, or transmit/receive mode.

(1) 4-bit and 8-bit Transmit Modes

In these modes, the SIO1CR1/SIO2CR1 is set to the transmit mode and then the data to be transmitted first are written to the data buffer registers (DBR). After the data are written, the transmission is started by setting SIOS to "1". The data are then output sequentially to the SO pin in synchronous with the serial clock, starting with the least significant bit (LSB). As soon as the LSB has been output, the data are transferred from the data buffer register to the shift register. When the final data bit has been transferred and the data buffer register is empty, an INTSIO (buffer empty) interrupt is generated to request the next transmitted data.

When the internal clock is used, the serial clock will stop and an automatic-wait will be initiated if the next transmitted data are not loaded to the data buffer register by the time the number of data words specified with the BUF has been transmitted. Writing even one word of data cancels the automatic-wait; therefore, when transmitting two or more words, always write the next word before transmission of the previous word is completed.

Note: Automatic-waits are also canceled by writing to a DBR not being used as a transmit data buffer register; therefore, during SIO do not use such DBR for other applications. For example, when 3 words are transmitted, do not use the DBR of the remained 5 words.

When an external clock is used, the data must be written to the data buffer register before shifting next data. Thus, the transfer speed is determined by the maximum delay time from the generation of the interrupt request to writing of the data to the data buffer register by the interrupt service program.

When the transmit is started, after the SIOF goes "high" output from the SO pin holds final bit of the last data until falling edge of the SCK.

The transmission is ended by clearing SIOS to "0" at the time that the final bit of the data being shifted out has been transferred. That the transmission has ended can be determined from the status of SIOF (bit 7 in SIO1SR/SIO2SR) because SIOF is cleared to "0" when a transfer is completed.

When an external clock is used, it is also necessary to clear SIOS to "0" before shifting the next data; otherwise, dummy data will be transmitted and the operation will end.




Figure 2-38. Transfer Mode (Example: 8-bit, 1 Word Transfer)




Figure 2-39. Transmitted Data Hold Time at end of transmit

(2) 4-bit and 8-bit Receive Modes

After setting the control registers to the receive mode, set SIOS to "1" to enable receiving. The data are then transferred to the shift register via the SI pin in synchronous with the serial clock. When one word of data has been received, it is transferred from the shift register to the data buffer register (DBR). When the number of words specified with the BUF has been received, an INTSIO (buffer full) interrupt is generated to request that these data be read out. The data are then read from the data buffer registers by the interrupt service program.

When the internal clock is used, and the previous data are not read from the data buffer register before the next data are received, the serial clock will stop and an automatic-wait will be initiated until the data are read. A wait will not be initiated if even one data word has been read.

Note: Waits are also canceled by reading a DBR not being used as a received data buffer register is read; therefore, during SIO do not use such DBR for other applications.

When an external clock is used, the shift operation is synchronized with the external clock; therefore, the previous data are read before the next data are transferred to the data buffer register. If the previous data have not been read, the next data will not be transferred to the data buffer register and the receiving of any more data will be canceled. When an external clock is used, the maximum transfer speed is determined by the delay between the time when the interrupt request is generated and when the data received have been read.

Clear SIOS to "0" or SIOINH to "1" in buffer full interrupt service program to end receiving. When SIOS is cleared, the current data are transferred to the buffer. After SIOS cleaned, the transmissions is ended at the time that the final bit of the data being shifted has been output. That the transmission has ended can be determined from the status of SIOF (bit 7 in SIOSR). SIOF is cleared to "0" when the transmission is ended. After confirmed the receiving termination, the final receiving data is read. When SIOINH is set, the transmission is immediately ended and SIOF is cleared to "0". (The received data is ignored, and it is not required to be read out.) If the number of words is to be changed during transfer, SIOS must be cleared to "0" and BUF is rewritten after SIOF is determined to be cleared to "0" during automatic-wait operation of an external clock operation. The number of words can be changed in an internal clock. In this case, BUF must be rewritten before the received data is read out.

Note: The buffer contents are lost when the transfer mode is switched. If it should become necessary to switch the transfer mode, end receiving by clearing SIOS to "0", read the last data and then switch the transfer mode.




Figure 2-40. Receive Mode (Example: 8-bit, 1 word, internal clock)

(3) 8-bit Transmit/Receive Mode

After setting the control registers to the 8-bit transmit/receive mode, write the data to be transmitted first to the data buffer registers (DBR). After that, enable transceiving by setting SIOS to "1". When transmitting, the data are output from the SO pin at leading edges of the serial clock. When receiving, the data are input to the SI pin at the trailing edges of the serial clock. 8-bit data are transferred from the shift register to the data buffer register. An INTSIO interrupt is generated when the number of data words specified with the BUF has been transferred. The interrupt service program reads the received data from the data buffer register and then writes the data to be transmitted. The data buffer register is used for both transmitting and receiving; therefore, always write the data to be transmitted after reading the received data.

When the internal clock is used, a wait is initiated until the received data are read and the next data are written. A wait will not be initiated if even one data word has been written.

When an external clock is used, the shift operation is synchronized with the external clock; therefore, it is necessary to read the received data and write the data to be transmitted next before starting the next shift operation. When an external clock is used, the transfer speed is determined by the maximum delay between generation of an interrupt request and the received data are read and the data to be transmitted next are written.

When the receive is started, after the SIOF goes "high" output from the SO pin holds final bit of the last data until falling edge of the SCK.

Clear SIOS to "0" to SIOINH to "1" in INTSIO interrupt service program to end transmit/receive mode. When SIOS is cleared, the current data are transferred to the data buffer register. The transmit/receive is ended at the time that the final bit of the data being shifted has been output. The end of transmit/receive can be determined from the status of SIOF (bit 7 in SIOSR). SIOF is cleared to "0" when the transmit/receive is ended. When SIOINH is set, the transmit/receive is immediately ended and SIOF is cleared to "0".

If the number of words is to be changed during transfer, SIOS must be cleared to "0" and BUF is rewritten after confirmed that SIOF clearing to "0". The number of words can be changed during automatic-wait operation of an internal clock. In this case, BUF must be rewritten before the final transmitted/received data is read out.

Note: The buffer contents are lost when the transfer mode is switched. If it should become necessary to switch the transfer mode, end receiving by clearing SIOS to "0", read the last data and then switch the transfer mode.




Figure 2-41. Transmit/Receive Mode (Example: 8-bit, 1word, internal clock)




Figure 2-42. Transmitted Data Hold Time at end of transmit/receive

2.10 LCD Driver

The 87CM24 each have a driver and control circuit to directly drive the liquid crystal device (LCD). The pins to be connected to LCD are as follows:

- ① Segment output port 12 pins (SEG11~SEG0)
- ② Segment output or P6, P7, P8, P9 input / output port 28 pins (SEG39~SEG12)
- ③ Common output port 4 pins (COM3~COM0)

In addition, C0, C1, V1, V2, V3 pin are provided for the LCD driver's booster circuit.

The devices that can be directly driven is selectable from LCD of the following drive methods:

① 1/4 Duty	(1/3 Bias) LCD	Max.160 Segments (8-segment × 20 digits)
② 1/3 Duty	(1/3 Bias) LCD	Max.120 Segments (8-segment x 15 digits)
③ 1/2 Duty	(1/3 Bias) LCD	Max.80 Segments (8-segment x 10 digits)
4 Static LCD		Max.40 Segments (8-segment × 5 digits)

2.10.1 Configuration




Figure 2-43. LCD Driver

2.10.2 Control

The LCD driver is controlled using the LCD controlled using the EDSP. Immediately after power-on or return from standby, it takes approximately 200 ms for the LCD driver's booster circuit to boost up to the specified voltage. If the display is enabled before the specified voltage is reached, the voltage may not be boosted properly due to load on the SEG/COM.

SLF Selection of LCD 10 1 1 1 1 1 1 1 1	LCDCR (0028 _H)	7 6 EDSP S I	5 4 3 2 _FR DUTY	1 0 S L F (Initial: 0000 0000)	
DUTY Selection of 001 : 1/3 Duty (1/3 Bias) 010 : reserved 011 : 1/2 Duty (1/3 Bias) Write 100 : Static 101 : reserved 11* : fc/2 ¹³ or fs/2 ⁵		SLF		01 : fc/2 ¹⁶ or fs/2 ⁸ 10 : fc/2 ¹⁵	
SLFR Selection of boost frequency 01 : fc/2 ¹¹ or fs/2 ³ 10 : fc/2 ¹⁰ or fs/2 ² 11 : fc/2 ⁹ EDR LCD Display Control 0 : Blanking		DUTY		001 : 1/3 Duty (1/3 Bias) 010 : reserved 011 : 1/2 Duty (1/3 Bias) 100 : Static 101 : reserved	
		SLFR		01 : fc/2 ¹¹ or fs/2 ³ 10 : fc/2 ¹⁰ or fs/2 ²	
1 . Linables LCD display (blanking is released)		EDP	LCD Display Control	0 : Blanking 1 : Enables LCD display (Blanking is released)	

Figure 2-44. LCD Driver Control Register

(1) LCD driving methods

As for LCD driving method, 4 types can be selected by DUTY (bit 4 to bit 2 of LCDCR). The driving method is initialized in the initial program according to the LCD used.




Figure 2-45. LCD Drive Waveform (COM - SEG pins)

(2) Frame frequency

Frame frequency (f_F) is set according to driving method and base frequency as shown in the following Table 2-9. The base frequency is selected by SLF (Lower two bits of command register) according to the frequency fc and fs of the basic clock to be used.

Table 2-9. Setting of LCD Frame Frequency

(a) At the single clock mode

61.5		Frame frequency [Hz]				
SLF	Base frequency [Hz]	1/4 Duty	1/3 Duty	1/2 Duty	Static	
00	fc 2 ¹⁷	<u>fc</u> 2 ¹⁷	$\frac{4}{3} \cdot \frac{fc}{2^{17}}$	$\frac{4}{2} \cdot \frac{fc}{2^{17}}$	<u>fc</u> 2 ¹⁷	
	(fc = 8 MHz)	61	81	122	61	
01	<u>fc</u> 2 ¹⁶	<u>fc</u> 2 ¹⁶	$\begin{array}{c c} \underline{4} & \cdot & \underline{fc} \\ \hline 3 & 2^{16} \end{array}$	$\begin{array}{c c} \underline{4} & \cdot & \underline{fc} \\ \hline 2 & 2^{16} \end{array}$	<u>fc</u> 2 ¹⁶	
	(fc = 4 MHz)	61	81	122	61	
10	fc 2 ¹⁵	fc	$\frac{4}{3} \cdot \frac{fc}{2^{15}}$	$\frac{4}{2} \cdot \frac{fc}{2^{15}}$	fc 2 ¹⁵	
	(fc = 4 MHz)	122	162	244	122	
11	fc 2 ¹³	fc	$\frac{4}{3} \cdot \frac{fc}{2^{13}}$	$\frac{4}{2} \cdot \frac{fc}{2^{13}}$	fc 2 ¹³	
	(fc = 1 MHz)	122	162	244	122	

Note: fc; High-frequency clock [Hz]

(b) At the dual clock mode

		Frame frequency [Hz]					
SLF	Base frequency [Hz]	1 / 4 Duty	1/3 Duty	1 / 2 Duty	Static		
00	<u>fs</u> 2 ⁹		$\frac{4}{3} \cdot \frac{fs}{2^9}$	$\frac{4}{2} \cdot \frac{fs}{2^9}$	fs		
	(fs = 32.768 kHz)	64	85	128	64		
01	<u>fs</u> 2 ⁸		$\frac{4}{3} \cdot \frac{fs}{2^8}$	4 · fs 28	fs		
	(fs = 32.768 kHz)	128	171	256	128		

Note: fs; Low-frequency clock [Hz]

(3) Booster circuit for LCD driver

The 87CM24 incorporates a booster circuit for the LCD driver (1V x 3 times) so that the LCD display does not flicker due to fluctuations in the power supply voltage.

The booster circuit boosts the output voltage for the segment/common signal by double (VLCD2) and triple (VLCD3) in relation to the on-chip output voltage (1V typ).

Figure 2-46 shows an example of a booster circuit for the LCD driver. It takes to some 200 ms for the booster circuit to reach the specified voltage at power-on or return from standby. If the LCD circuit is enabled before the specified voltage is reached boosting takes longer.

The reference frequency of the booster circuit at initialization is 1 kHz. Selecting the frequency using the SLFR in the command register (LCDCR) raises the drive capability of segment/common. Table 2-10 shows the reference frequency of the booster circuit.




Figure 2-46. Example of a Booster Circuit

SLFR	frequency	fc = 8 MHz	fs = 32.768 kHz
00	fc/2 ¹³ or fs/2 ⁵	0.98 kHz	1.02 kHz
01	fc/2 ¹¹ or fs/2 ³	3.91 kHz	4.09 kHz
10	fc/2 ¹⁰ or fs/2 ²	7.81 kHz	8.19 kHz
11	fc/29	15.63 kHz	_

Table 2-10. Reference Frequency of the Booster Circuit

COM₀

2.10.3 LCD Display Operation

(1) Display data setting

Display data is stored to the display data area (assigned to address 0F80 to 0F93_H) in the DBR. The display data which are stored in the display data area is automatically read out and sent to the LCD driver by the hardware. The LCD driver generates the segment signal and common signal according to the display data and driving method. Therefore, display patterns can be changed by only over writing the contents of display data area by the program. Figure 2-47 shows the correspondence between the display data area and SEG/COM pins.

LCD light when display data is "1" and turn off when "0". According to the driving method of LCD, the number of pixels which can be driven becomes different, and the number of bits in the display data area which is used to store display data also becomes different.

Therefore, the bits which are not used to store display data as well as the data buffer which corresponds to the addresses not connected to LCD can be used to store general user process data (see Table 2-11.)

Static

address	bit 7 bit 6 bit 5 bit 4	bit 3 bit 2 bit 1 bit 0		
0F80 _H	SEG1	SEG0		
81	SEG3	SEG2		
82	SEG5	SEG4		
83	SEG7	SEG6		
84	SEG9	SEG8		
85	SEG11	SEG10		
86	SEG13	SEG12		
87	SEG15	SEG14		
88	SEG17	SEG16		
89	SEG19	SEG18		
8A	SEG21	SEG20		
8B	SEG23	SEG22		
8C	SEG25	SEG24		
8D	SEG27	SEG26		
8E	SEG29	SEG28		
8F	SEG31	SEG30		
90	SEG33	SEG32		
91	SEG35	SEG34		
92	SEG37	SEG36		
93	SEG39	SEG38		
	COM3 COM2 COM1 COM0	COM3 COM2 COM1 COM0		

Figure 2-47. LCD Display Data Area (DBR)

able 2-11. Driving Method and Bit for Display Data						
Driving methods	bit 7/3	bit 6/2	bit 5/1	bit 4/0		
1 / 4 Duty	сомз	COM2	сом1	сомо		
1 / 3 Duty	1	COM2	сом1	сомо		
1 / 2 Duty	-	-	сом1	сомо		

Note: -; This bit is not used for display data

(2) Blanking

Blanking is enabled when EDSP is cleared to "0".
Blanking turns off LCD through outputting a GND to COM/SEG pin.

2.10.4 Control Method of LCD Driver

(1) Initial setting

Figure 2-48 shows the flowchart of initialization.

Example : To operate a 1/4 duty LCD of 40 segments \times 4 com-mons at frame frequency fc/2¹⁶ [Hz]

LD (LCDCR),00000001B

; Sets LCD driving method and

frame frequency.
Boost frequency

LD (P6CR),0FFH ; Sets P6 port as segment

output.

Sets the initial value of

display data.

LD (LCDCR),10000001B ; Display enable




Figure 2-48. Initial Setting of LCD Driver

(2) Store of display data

Generally, display data are prepared as fixed data in program memory and stored in display data area by load command.

Example 1: To display using 1/4 duty LCD a numerical value which corresponds to the LCD data stored in data memory at address 80_H (when pins COM and SEG are connected to LCD as in Figure 2-49), display data become as shown in Table 2-12.

LD A, (80H)

ADD A, TABLE – \$ – 5

LD HL,0F80H

LD (HL), (PC + A)

JRS T, SNEXT

TABLE: DB 110111111B, 00000110B,

11100011B, 10100111B, 00110110B, 1011010B, 00010111B,

11110111B, 10110111B




Figure 2-49. Example of COM, SEG Pin Connection (1/4 Duty)

SNEXT:

Note: DB is a byte data difinition instruction.

No.	display	display data	No.	display	display data
0		11011111	5		10110101
1		00000110	6		11110101
2		11100011	7		00000111
3		10100111	8		11110111
4		00110110	9		10110111

Table 2-12. Example of Display Data (1/4 Duty)

Example 2: Table 2-13 shows an example of display data which are displayed using 1/2 duty LCD in the same way as Table 2-12. The connection between pins COM and SEG are the same as shown in Figure 2-50.





Figure 2-50. Example of COM, SEG Pin Connection

Table 2-13. Example of Display Data (1/2 Duty)

Number	display	y data	Number	display data		
Number	High order address	Low order address	Number	High order address	Low order address	
0	**01**11	**01**11	5	**11**10	**01**01	
1	**00**10	**00**10	6	**11**11	**01**01	
2	**10**01	**01**11	7	**01**10	**00**11	
3	**10**10	**01**11	8	**11**11	**01**11	
4	**11**10	**00**10	9	**11**10	**01**11	

Note: *; don't care

(3) Example of LCD drive output






Figure 2-54. Static Drive

Figure 2-53. 1/2 Duty (1/3 Bias) Drive

2.11 8-bit A/D Converter (ADC)

The 87CM24 each have an 8-channel multiplexed-input 8-bit successive approximate type A/D converter with sample and hold.

2.11.1 Configuration





Figure 2-55. A/D Converter

2.11.2 Control

The A/D converter is controlled by the A/D converter control register (ADCCR). Reading EOCF in ADCCR determines the A/D converter operating state; reading the A/D conversion value register (ADCDR) determines the A/D conversion value.






Figure 2-56. A/D Converter Control Register and A/D Conversion Result Register

2.11.3 Operation

The high side of an analog reference voltage is applied to VAREF pin, and the low side is applied to VASS pin. The reference voltage between VAREF and VASS is divided into the voltage corresponding with bits by radar resistance. The reference voltage is compared with an analog input voltage and A/D conversion is performed.

(1) Start of A/D conversion

Prior to A/D conversion start, select one pin among analog input channels (AIN7 to AIN0) using the SAIN (bit 3 - 0 in ADCCR). Clear AINDS (bit 4 in ADDCCR) to 0 and clear the channel to be used for analog input using the P5 I/O control register (P5CR).

Note: Pins not used for analog input can be used as an I/O port; to maintain accuracy, do not use them for output during A/D conversion.

Set A/D conversion time using the ACK (bit 5 in ADCCR).

To start A/D conversion, set A/D conversion to "1" using the ADS (bit 6 in ADCCR).

A/D conversion time is from A/D conversion start to A/D conversion result being set in ADCDR. When ACK = 0, 184/fc [s] (46 machine cycles) is necessary. That is, when fc = 8 MHz, the A/D conversion time is 23 μ s.

After A/D conversion, the EOCF (bit 7 in ADCCR) is set to "1" indicating end of conversion.

Setting the ADS to "1" during A/D conversion resumes conversion from the beginning.

The analog input voltage is sampled every 4 machine cycles after A/D conversion start.

(2) Reading of A/D conversion result

After the end of conversion, read the conversion result from the ADCDR.

The EOCF is automatically cleared to "0" when reading the ADCDR. When the conversion result is read out during A/D conversion, the invalid value is read out.

(3) A/D conversion in STOP mode

When the MCU places in the STOP mode during the A/D conversion, the conversion is terminated and the ADCDR contents become indefinite. Thus EOCF is maintained to "0" after returned from the STOP mode.

However, if the STOP mode is started after the end of conversion (EOCF = 1), the ADCDR contents are held.




Figure 2-57. A/D Conversion Timing Chart

Example: After AIN pin 4 is selected as an analog input channel, A/D conversion is started. EOCF

is confirmed and the converted result is read out. It is saved to address 009EH in RAM.

; AIN SELECT

LD (ADCCR), 00100100B; selects AIN4

; A/D CONVERT START

SET (ADCCR). 6 ; ADS = 1 SLOOP : TEST (ADCCR). 7 ; EOCF = 1?

JRS T, SLOOP; RESULT DATA READ

LD (9EH), (ADCDR)




Figure 2-58. Analog Input Voltage vs A/D Conversion Result (typ.)

INPUT/OUTPUT CIRCUITRY

(1) Control pins

The input / output circuitries of the 87CM24 control pins are shown below. Please specify either the single-clock mode or the dual-clock mode by a code (NM1 or NM2) as an option for an operating mode during reset.

CONTROL PIN	I/O	INPUT / OUTPUT CIRCUITRY and CODE	REMARKS
XIN XOUT	Input Output	Osc. enable fc VDD R R R R XIIN XOUT	Resonator connecting pins (high-frequency) $R_f = 1.2 \ M\Omega \ (typ.)$ $R_o = 1.5 \ k\Omega \ (typ.)$ $R = 1 \ k\Omega \ (typ.)$
XTIN XTOUT	Input Output	NM1 NM2 Refer to port P2 VDD o R R R R R O VDD XTIN XTOUT	Resonator connecting pins (low-frequency) $R_f=6~M\Omega~(typ.)\\R_o=220~k\Omega~(typ.)\\R=1~k\Omega~(typ.)$
RESET	1/0	Address-trap-reset Watchdog-timer-reset System-clock-reset	Sink open drain output Hysteresis input Pull-up resistor R_{IN} = 220 k Ω (typ.) R = 1 k Ω (typ.)
STOP/INT5	Input	P20 STOP/INT5	Hysteresis input $R=1~k\Omega~~(typ.)$
TEST	Input	R _{IN} S	Pull-down resistor $R_{IN} = 70 \text{ k}\Omega \text{(typ.)}$ $R = 1 \text{ k}\Omega \text{(typ.)}$

Note1: The TEST pin of the 87PP24 does not have a pull-down resistor. Always fix to low level.

Note2: The 87PP24 is placed in the single-clock mode during reset.

(2) Input/Output Ports

The input/output circuitries of the 87CM24 input/output ports are shown below.

PORT	1/0			
P0 P5	1/0	initial "Hi-Z" disable	PVDD O	Tri-state I/O $R=1~k\Omega~(typ.)$
P1	I/O	disable > 1	PVDD O	Tri-state I/O Hysteresis input $R=1\ k\Omega\ (typ.)$
P3	1/0	initial "Hi-Z"	R R	Sink open drain output $R=1~k\Omega \mbox{ (typ.)}$
P2	I/O	P20 initial "Hi-Z"	P21, P22 initial "Hi-Z" VDD O	Sink open drain output $R=1~k\Omega~(typ.)$
P6 P7 P8 P9	1/0	Segment output disable	R R	Sink open drain or Segment output $R=1\ k\Omega \qquad \text{(typ.)}$
P4	I/O	initial "Hi-Z" p-ch Control) disable	OVDD O A R	Sink open drain or push-pull output programable port option Hysterisis input P41 High current output $R = 1 \text{ k}\Omega$ (typ.)

ELECTRICAL CHARACTERISTICS (Preliminary)

ABSOLUTE MAXIMUM RATINGS

 $(V_{SS} = 0 V)$

(Preliminary)

PARAMETER	SYMBOL	PINS	RATINGS	UNIT
Supply Voltage	V _{DD}		- 0.3 to 6.5	V
Input Voltage	V _{IN}		- 0.3 to V _{DD} + 0.3	٧
	V _{OUT1}	Except sink open drain pin , but include P2 and RESET	- 0.3 to V _{DD} + 0.3	
Output Voltage	V _{OUT2}	Sink open drain pin except port P2, RESET	– 0.3 to 5.5	V
	I _{OUT1}	Ports P0, P1, P2, P3, P5, P6, P7, P8, P9, P4 (except P41)	3.2	
Output Current (Per 1 pin)	I _{OUT2}	P41	30	mA
	Σ I _{OUT1}	Ports P0, P1, P2, P3, P5, P6, P7, P8, P9, P4 (except P41)	120	
Output Current (Total)	Σ I _{OUT2}	P41	30	mA
Power Dissipation [Topr = 70 °C]	PD		350	mW
Soldering Temperature (time)	Tsld		260 (10 s)	°C
Storage Temperature	Tstg		– 55 to 125	°C
Operating Temperature	Topr		– 30 to 70	°C

RECOMMENDED OPERATING CONDITIONS

 $(V_{SS} = 0 \text{ V, Topr} = -30 \text{ to } 70 \text{ °C})$

(Preliminary)

PARAMETER	SYMBOL	PINS	С	ONDITIONS	Min.	Max.	UNIT
			fc = 8 MHz	NORMAL1, 2 mode	4.5		
				IDLE1, 2 mode			
			fc =	NORMAL1, 2 mode		5.5	
Supply Voltage	V_{DD}		4.2 MHz	IDLE1, 2 mode		3.3	V
			fs =	SLOW mode	2.2		
			32.768 kHz	SLEEP mode			
				STOP mode	2.0		
	V _{IH1}	Except hysteresis input] ,	/ >454	$V_{DD} \times 0.70$		
Input High Voltage	V _{IH2}	Hysteresis input	V _{DD} ≧ 4.5 V		$V_{DD} \times 0.75$	V_{DD}	V
	V _{IH3}		,	V _{DD} <4.5 V	$V_{DD} \times 0.90$		
	V_{IL1}	Except hysteresis input		./ > A E V		$V_{DD} \times 0.30$	
Input Low Voltage	V_{IL2}	Hysteresis input	V _{DD} ≧ 4.5 V		0	$V_{DD} \times 0.25$	V
	V_{IL3}		,	V _{DD} <4.5 V		$V_{DD} \times 0.10$	
	f.	VIN VOLIT	V _{DE}	_o = 4.5 to 5.5 V	0.4	8.0	MHz
Clock Frequency	fc	XIN, XOUT	V _{DD} = T.B.D to 5.5 V		0.4	4.2	IVITIZ
	fs	XTIN, XTOUT			30.0	34.0	kHz

Note: Clock frequency fc: Supply voltage range is specified in NORMAL1/2 mode and IDLE1/2 mode.

D.C. CHARACTERISTICS

 $(V_{SS} = 0 \text{ V, Topr} = -30 \text{ to } 70 \text{ °C})$

(Preliminary)

PARAMETER	SYMBOL	PINS	CONDITIONS	Min.	Тур.	Max.	UNIT
Hysteresis Voltage	V _{HS}	Hysteresis inputs		_	0.9	_	٧
	I _{IN1}	TEST					
Input Current	I _{IN2}	Open drain ports and tri-state ports	V _{DD} = 5.5 V, V _{IN} = 5.5 V / 0 V	_	_	± 2	μΑ
I _{IN3}		RESET, STOP					
Input Low Current	I _{IL}	Push-pull ports	$V_{DD} = 5.5 \text{ V}, V_{IN} = 0.4 \text{ V}$	_	_	- 2	mA
Input Resistance	R _{IN2}	RESET		100	220	450	kΩ
Output Leakage	I _{LO1}	Open drain ports	V _{DD} = 5.5 V, V _{OUT} = 5.5 V	_	_	2	^
Current	I _{LO2}	Tri-state ports	V _{OUT} = 5.5 V/0 V	_	_	± 2	μΑ
Segment Output Current	I _{OSEG}	SEG39-SEG0				100	μA
Common Output Current	Іосом	сом3-сом0				200	μ
	V _{LCD1}			T.B.D.	1.0	T.B.D.	
Segment/Common Output Voltage	V _{LCD2}	SEG39-SEG0 and COM3-COM0		\ \	/ _{LCD1} x :	2	V
	V _{LCD3}	COIVIS-COIVIO		\	V _{LCD2} ×3		
O to the boundary	V _{OH1}	Push-pull ports	$V_{DD} = 4.5 \text{ V}, I_{OH} = -200 \mu\text{A}$	2.4	_	_	V
Output High Voltage	V _{OH2}	Tri- state ports	$V_{DD} = 4.5 \text{ V}, I_{OH} = -0.7 \text{ mA}$	4.1	_	_	V
Output Low Voltage	V _{OL}	Except XOUT and P41	$V_{DD} = 4.5 \text{ V}, I_{OL} = 1.6 \text{ mA}$	_	_	0.4	٧
Output Low Current	I _{OL3}	P41	$V_{DD} = 4.5 \text{ V}, \ V_{OL} = 1.0 \text{ V}$	_	20	_	mA
Supply Current in NORMAL 1 , 2 mode			V _{DD} = 5.5 V fc = 8 MHz	_	10	16	
Supply Current in IDLE 1, 2 mode			fs = 32.768 kHz V _{IN} = 5.3 V/0.2 V	_	6	10	mA
Supply Current in NORMAL 1, 2 mode			V _{DD} = 3.0 V fc = 4.19 MHz	_	4.0	5.5	_
Supply Current in IDLE 1, 2 mode	I _{DD}		fs = 32.768 kHz V _{IN} = 2.8 V/0.2 V	_	2.5	3	mA
Supply Current in SLOW mode			V _{DD} = 3.0 V fs = 32.768 kHz	_	30	T.B.D	μΑ
Supply Current in SLEEP mode			V _{IN} = 2.8 V/0.2 V Voltage boost frequency = 1 kHz	_	15	T.B.D	μΑ
Supply Current in STOP mode			V _{DD} = 5.5 V V _{IN} = 5.3 V/0.2 V		0.5	10	μΑ

Note 1 : Typical values show those at Topr = 25 °C , V_{DD} = 5 V.

 $Note \ 2: Input \ Current\ ; The \ current\ through\ pull-up\ or\ pull-down\ resistor\ is\ not\ included.$

Note 3 : I_{DD} ; Except for I_{REF}

Note 4 : V_{LCD2} indicates an output voltage at the 2/3 level when operating in the 1/4 or 1/3 duty mode.

Note 5 : V_{LCD1} indicates an output voltage at the 1/3 level when operating in the 1/4 or 1/3 duty mode.

A / D CONVERSION CHARACTERISTICS (I)

 $(Topr = -30 \text{ to } 70 \,^{\circ}\text{C})$

PARAMETER	SYMBOL	CONDITIONS	Min.	Тур.	Max.	UNIT
	V _{AREF}		2.7	_	V _{DD}	
Analog Reference Voltage	V _{ASS}	$V_{AREF} - V_{ASS} \ge 2.5 V$	V _{SS}	_	1.5	V
Analog Input Voltage	$\triangle V_{AREF}$		2.5	_	_	V
Analog Input Voltage	V _{AIN}		V _{ASS}	_	V _{AREF}	٧
Analog Supply Current	I _{REF}	$V_{AREF} = 5.5 \text{ V}, V_{ASS} = 0.0 \text{ V}$	_	0.5	1.0	mA
Nonlinearity Error			_	_	± 1	
Zero Point Error		$V_{DD} = 2.7 \text{ V to } 5.0 \text{ V}, V_{SS} = 0.0 \text{ V}$ $V_{AREF} = 5.000 \text{ V}, 2.700 \text{ V}$	_	_	± 1	
Full Scale Error		$V_{ASS} = 0.000 \text{ V}$	_	_	± 1	LSB
Total Error			_	_	± 2	

Note: Quantizing error is not contained in those errors.

A / D CONVERSION CHARACTERISTICS (${
m II}$)

(Topr = -30 to 70 °C)

PARAMETER	SYMBOL	CONDITIONS	Min.	Тур.	Max.	UNIT
	V _{AREF}		2.2	_	V _{DD}	
Analog Reference Voltage	V _{ASS}		V _{SS}			\ \ \
Analog Input Voltage	$\triangle V_{AREF}$		2.2	_	_	V
Analog Input Voltage	V _{AIN}		V _{ASS}	_	V _{AREF}	V
Analog Supply Current	I _{REF}	$V_{AREF} = 5.5 \text{ V}, \ V_{ASS} = 0.0 \text{ V}$	_	0.5	1.0	mA
Nonlinearity Error			_	_	T.B.D	
Zero Point Error		$V_{DD} = 2.2 \text{ V}, V_{SS} = 0.0 \text{ V}$ $V_{AREF} = 2.200 \text{ V}$	_	_	T.B.D	
Full Scale Error		$V_{ASS} = 0.000 V$	_	_	T.B.D	LSB
Total Error			_	_	T.B.D	

Note: Quantizing error is not contained in those errors.

A.C. CHARACTERISTICS (I)

 $(V_{SS} = 0 \text{ V}, V_{DD} = 4.5 \text{ to } 5.5 \text{ V}, \text{Topr} = -30 \text{ to } 70 \text{ °C})$

PARAMETER	SYMBOL	CONDITIONS	Min.	Тур.	Max.	UNIT
		In NORMAL 1, 2 mode				
Machine Cycle Time		In IDLE 1, 2 mode	0.5	1	10	
Machine Cycle Time	t _{cy}	In SLOW mode	117.6		122.2	μS
		In SLEEP mode	117.6	1	133.3	
High Level Clock Pulse Width	t _{WCH}	For external clock operation	60.5			
Low Level Clock Pulse Width	t _{WCL}	(XIN input), fc = 8 MHz	62.5	_	_	ns
High Level Clock Pulse Width	t _{WSH}	For external clock operation	14.7			4.6
Low Level Clock Pulse Width	t _{WSL}	(XTIN input), fs = 32.768 kHz	14.7	1	1	μS

A.C. CHARACTERISTICS (II) $(V_{SS} = 0 \text{ V}, V_{DD} = 2.2 \text{ to } 5.5 \text{ V}, \text{Topr} = -30 \text{ to } 70 ^{\circ}\text{C})$

PARAMETER	SYMBOL	CONDITIONS	Min.	Тур.	Max.	UNIT
		In NORMAL 1, 2 mode				
Machine Cycle Time	1.	In IDLE 1, 2 mode	0.95	_	10	
Machine Cycle Time	t _{cy}	In SLOW mode	117.6		122.2	μ S
		In SLEEP mode	117.6	_	133.3	
High Level Clock Pulse Width	t _{WCH}	For external clock operation	440			
Low Level Clock Pulse Width	t _{WCL}	(XIN input), fc = 4.2 MHz	110	_	_	ns
High Level Clock Pulse Width	t _{WSH}	For external clock operation	14.7	<u>_</u>	_	,,,c
Low Level Clock Pulse Width	t _{WSL}	(XTIN input), fs = 32.768 kHz	14.7	_	_	μS


RECOMENDED OSCILLATING CONDITION (I)


 $(V_{SS} = 0 \text{ V}, V_{DD} = 4.5 \text{ to } 5.5 \text{ V}, Topr = -30 \text{ to } 70 \text{ °C})$

PARAMETER	OSILLATOR	FREQUENCY	RECOMMENDER OSCILLATOR	RECOMI COND	MENDED DITION
			OSCILLATOR	C ₁	C ₂
			KYOCERA KBR8.0M	30 pF	30 pF
			Standard/Lead Type CSA8.00MTZ (MURATA) CST8.00MTW	built-in 30 pF	built-in 30 pF
	Ceramic Resonator	8 MHz	Standard/SMP Type CSACS8.00MT (MURATA)	30 pF	30 pF
Llimb			Standard/Small ChipType CSTCS8.00MT	built-in	built-in
High-			(MURATA)	30 pF	30 pF
frequency		4 MHz	KYOCERA KBR4.0MS	30 pF	30 pF
		8 MHz	TOYOCOM 210B 8.0000		
	Crystal Oscillator	4 MHz	TOYOCOM 204B 4.0000	20 pF	20 pF
Low-frequency	Crystal Oscillator	32.768 kHz	NDK MX-38T	15 pF	15 pF

RECOMENDED OSCILLATING CONDITION (II) $| (V_{SS} = 0 \text{ V}, V_{DD} = 2.2 \text{ to } 5.5 \text{ V}, \text{ Topr} = -30 \text{ to } 70 ^{\circ}\text{C})$

PARAMETER	OSILLATOR	FREQUENCY	RECOMMENDER OSCILLATOR		RECOMMENDED CONDITION	
					C ₁	C ₂
High- frequency	Ceramic Resonator	4 MHz	Standard/Lead Type	CSA4.00MG	30 pF	30pF
			(MURATA)	CST4.00MGW	built-in 30 pF	built-in 30 pF
			Standard/SMD Type (MURATA)	CSA4.00MGC CSAC4.00MGCM CSTC4.00MG	30 pF	30 pF
					built-in	built-in
					30 pF	30 pF
			Standard/Small Chip Type	CSTCS4.00MG	built-in	built-in
					10 pF	10 pF





Note: When used in high electric field such as a picture tube, the package is recommended to be electrically shielded to maintain a regular operation.

VOLTAGE REGULATOR FOR LCD DRIVER IN TMP87CM24F

Two phenomenon have been found that the Voltage Regulator for LCD Driver in TMP87CM24F behaved unexpectedly.

The phenomena(1)occurs under the condition

During driving LCD by using LCD Driver. Power Supply Voltage(Vdd)falls down in very short period(i.e. less than I msec.) and comes back within its operating voltage range. (please refer Fig.a)

Specification for the phenomena(1)

a)The "Falling time" should be longer than 1 msec within the range of an operating voltage (at 2.2V to 5.5V, Topr = -10 to Top = -10 to

b) The "Fluctuation of Vdd" should be less than 0.7V, when falling time of Vdd is shorter than 1 $msec(at Topr = -10 to 70^{\circ}C)$

The Voltage Regulator for LCD Driver would not generate proper voltage and/or it could take very long time to reach the proper voltage. Then LCD could not display any and/or it could take very long time before displaying any on LCD module.

We have confirmed that the phenomenon(1) can be avoid under the following conditions, (1)The Falling time is longer than 1 msec. within the range of an operating voltage(2.2v througe 5.5v), this phenomena will not occur.

(2)The fluctuation of operating voltage is less than 0.7v with any falling time, this phenomena will not occur.

The phenomena (2) occurs under the condition.

Once the power supply voltage (Vdd) falls down below 2.2V and comes back above 2.2V for its operation. (please refer Fig. b)

The Voltage Regulator for LCD Driver will require a few time (i.e. max. 1.0 sec / at Topr = -10° C) for its warm up. Then all pattern can not appear on LCD module for a few time.

Please enable the LCD control bit (EDSP which is bit 7 of LCDCR) to '1' after waiting for the enough warm up time (i.e. over 1.0 sec).

Specification of the phenomena (2)			Topr = -10 to 70 °C				
SYMBOL	ITEM (Conditions)	Min.	Тур.	Max.	Unit		
C1)	Warm Up Time of V1	_	0.1	1.0	sec		
C2)	Warm Up Time of V1 (at initial power on)	_	0.1	-			
d)	Warm Up Time of (V2 and V3) at fc = 8MHz, Boost frequency = fc/2 ¹³	_	40	_	msec		
	at fc = 8MHz, Boost frequency = fc/2 ¹¹	_	10	_			
	at fc = 8MHz, Boost frequency = $fc/2^{10}$ at fc = 8MHz, Boost frequency = $fc/2^9$	_ _	5 2.5	– –			
	at fc = $4MHz$, Boost frequency = $fc/2^{13}$ at fc = $4MHz$, Boost frequency = $fc/2^{11}$	_	80 20	-	msec		
	at fc = 4MHz, Boost frequency = fc/2 ¹⁰ at fc = 4MHz, Boost frequency = fc/2 ⁹	_	20 10 5	- -			
	at fc = 4MHz, Boost frequency = fc/2 ¹³		160	- -	msec		
	at fc = 2MHz, Boost frequency = fc/2 ¹¹ at fc = 2MHz, Boost frequency = fc/2 ¹⁰		40 20	- -			
	at fc = 2MHz, Boost frequency = fc/2 ⁹	_	10	-			

Note 1) Typical value show those at Topr = 25° C

Note 2) Common condition for above C1), C2), d) : 0.1 μ F \leq C \leq 0.47 μ F

Other specification for phenomena (2)

Please refer the Fig. b)

Topr = -10 to 70 °C

Symbol	ltem	Condition		Min.	Тур.	Max.	Unit
e)	T start of oscillator	fc = 8MHz	MURATA CSACS8.00MT	_	100	_	μ sec
		Vdd = 5V ± 10%	KYOCERA KBR8.0M	_	100	_	μ sec
		Cin/out = 10 to 30pF	TOYOKOM 210B 8.0000	_	1.5	_	msec
		Ta = 25°C	(X' tal)				
		fc = 4MHz	MURATA CSAC4.00MGC	_	60	-	
		Vdd = 5V ± 10%	CSA4.00MG	_	60	_	μsec
		Cin/out = 10 to 30pF	CST4.00MGW	_	60	_	
		Ta = 25°C	KYOCERA KBR 4.0MS	_	60	_	
			TOYOKOM 204B 4.0000	_	3.0	_	msec
			(X' tal)				
		fc = 4MHz	MURATA CSAC4.00MGC	_	200	_	
		Vdd = 3V ± 10%	CSA4.00MG	_	200	_	
		Cin/out = 10 to 30pF	CST4.00MGW	_	200	_	μ sec
		Ta = 25°C	KYOCERA KBR 4.0MS	_	200	_	
			TOYOKOM 204B 4.0000	_	10	_	msec
			(X' tal)				
f)	Low pulse period of	after power on		e) x5	_	_	sec
	RESET			+			
				12/fc			

Note) Typical values show those at Topr=25°C




Fig. a The diagram for the falling time of Vdd




Fig. b The diagram for the warm up time of LCD Driver