SLIS094 - MARCH 2000

- Low  $r_{DS(on)} \dots 1 \Omega$  Typ
- Output Short-Circuit Protection
- Avalanche Energy . . . 75 mJ
- Eight 350-mA DMOS Outputs
- 50-V Switching Capability
- Enhanced Cascading for Multiple Stages
- All Registers Cleared With Single Input
- Low Power Consumption

#### description

The TPIC6A596 is a monolithic, high-voltage, high-current power logic 8-bit shift register designed for use in systems that require relatively high load power. The device contains a built-in voltage clamp on the outputs for inductive transient protection. Power driver applications include relays, solenoids, and other mediumcurrent or high-voltage loads. Each open-drain DMOS transistor features an independent chopping current-limiting circuit to prevent damage in the case of a short circuit.

This device contains an 8-bit serial-in, parallel-out shift register that feeds an 8-bit, D-type storage register. Data transfers through both the shift and storage registers on the rising edge of the shiftregister clock (SRCK) and the register clock (RCK), respectively. The storage register transfers data to the output buffer when shift-

NE PACKAGE (TOP VIEW)						
DRAIN2		20	DRAIN1			
DRAIN3		-	DRAN0			
SRCLR	2	19	SER IN			
	3	18	-			
~ 5	4		V <sub>CC</sub>			
PGND	5		PGND			
PGND	6	15	PGND			
RCK	7	14	LGND			
SRCK	8	13	SER OUT			
DRAIN4	9	12	DRAIN7			
DRAIN5	10	11	DRAIN6			
D	W PAC		Ξ			
DRAIN2	1	24	DRAIN1			
DRAIN3	2	23	DRAIN0			
SRCLR	3	22	SER IN			
G	4	21	V <sub>CC</sub>			
PGND	5	20	PGND			
PGND [	6	19	PGND			
PGND [	7	18	PGND			
PGND	8	17	PGND			
RCK [	9	16	LGND			
SRCK [	10	15	SER OUT			
DRAIN4	11	14	DRAIN7			
DRAIN5	12	13	DRAIN6			

register clear ( $\overline{SRCLR}$ ) is high. When  $\overline{SRCLR}$  is low, all registers in the device are cleared. When output enable  $\overline{G}$  is held high, all data in the output buffers is held low and all drain outputs are off. When  $\overline{G}$  is held low, data from the storage register is transparent to the output buffers. The serial output (SER OUT) is clocked out of the device on the falling edge of SRCK to provide additional hold time for cascaded applications. This will provide improved performance for applications where clock signals may be skewed, devices are not located near one another, or the system must tolerate electromagnetic interference.

Outputs are low-side, open-drain DMOS transistors with output ratings of 50 V and a 350-mA continuous sink current capability. When data in the output buffers is low, the DMOS-transistor outputs are off. When data is high, the DMOS-transistor outputs have sink current capability.

Separate power ground (PGND) and logic ground (LGND) terminals are provided to facilitate maximum system flexibility. All PGND terminals are internally connected, and each PGND terminal must be externally connected to the power system ground in order to minimize parasitic impedance. A single-point connection between LGND and PGND must be made externally in a manner that reduces crosstalk between the logic and load circuits.

The TPIC6A596 is offered in a thermally-enhanced dual-in-line (NE) package and a wide-body surface-mount (DW) package. The TPIC6A596 is characterized for operation over the operating case temperature range of  $-40^{\circ}$ C to  $125^{\circ}$ C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2000, Texas Instruments Incorporated

SLIS094 - MARCH 2000


### logic symbol<sup>†</sup>



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.




SLIS094 - MARCH 2000





SLIS094 - MARCH 2000

### schematic of inputs and outputs



# absolute maximum ratings over recommended operating case temperature range (unless otherwise noted) $\!\!\!\!^\dagger$

Logic supply voltage, $V_{CC}$ (see Note 1) Logic input voltage range, $V_1$ Power DMOS drain-to-source voltage, $V_{DS}$ (see Note 2) Continuous source-drain diode anode current Pulsed source-drain diode anode current (see Note 3) Pulsed drain current, each output, all outputs on, $I_{Dn}$ , $T_A = 25^{\circ}C$ (see Note 3) Continuous drain current, each output, all outputs on, $I_{Dn}$ , $T_A = 25^{\circ}C$ (see Note 3) Continuous drain current, single output, $T_A = 25^{\circ}C$ (see Note 3) Single-pulse avalanche energy, $E_{AS}$ (see Figure 6) Avalanche current, $I_{AS}$ (see Note 4) Continuous total dissipation Operating case temperature range, $T_C$ Operating virtual junction temperature range, $T_J$	-0.3 V to 7 V 
	40°C to 150°C 65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values are with respect to LGND and PGND.

2. Each power DMOS source is internally connected to PGND.

3. Pulse duration  $\leq$  100  $\mu$ s and duty cycle  $\leq$  2 %.

4. DRAIN supply voltage = 15 V, starting junction temperature (T<sub>JS</sub>) =  $25^{\circ}$ C, L = 210 mH, I<sub>AS</sub> = 600 mA (see Figure 6).

#### DISSIPATION RATING TABLE

PACKAGE	T <sub>C</sub> ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T <sub>C</sub> = 25°C	T <sub>C</sub> = 125°C POWER RATING
DW	1750 mW	14 mW/°C	350 mW
NE	2500 mW	20 mW/°C	500 mW



SLIS094 - MARCH 2000

#### recommended operating conditions

	MIN	MAX	UNIT
Logic supply voltage, V <sub>CC</sub>	4.5	5.5	V
High-level input voltage, VIH	0.85 V <sub>CC</sub>	VCC	V
Low-level input voltage, VIL	0	0.15 V <sub>CC</sub>	V
Pulsed drain output current, $T_C = 25^{\circ}C$ , $V_{CC} = 5$ V (see Notes 3 and 5)	-1.8	0.6	А
Setup time, SER IN high before SRCK <sup>↑</sup> , t <sub>SU</sub> (see Figure 2)	10		ns
Hold time, SER IN high after SRCK <sup>↑</sup> , t <sub>h</sub> (see Figure 2)	10		ns
Pulse duration, t <sub>w</sub> (see Figure 2)	20		ns
Operating case temperature, T <sub>C</sub>	-40	125	°C

NOTES: 3. Pulse duration  $\leq 100 \ \mu s$  and duty cycle  $\leq 2\%$ .

5. Technique should limit  $T_J - T_C$  to 10°C maximum.

### electrical characteristics, V<sub>CC</sub> = 5 V, T<sub>C</sub> = 25°C (unless otherwise noted)

	PARAMETER	TES	T COND	ITIONS	MIN	TYP	MAX	UNIT	
V(BR)DSX	Drain-to-source breakdown voltage	I <sub>D</sub> = 1 mA			50			V	
VSD	Source-to-drain diode forward voltage	I <sub>F</sub> = 350 mA,	See No	te 3		0.8	1.1	V	
Vau	High-level output voltage,	I <sub>OH</sub> = -20 μA			V <sub>CC</sub> -0.1	VCC		V	
VOH	SER OUT	$I_{OH} = -4 \text{ mA}$			V <sub>CC</sub> -0.5	V <sub>CC</sub> -0.2		v	
Ve	Low-level output voltage,	I <sub>OL</sub> = 20 μA				0	0.1	V	
VOL	SER OUT	I <sub>OL</sub> = 4 mA				0.2	0.5	v	
Iн	High-level input current	V <sub>I</sub> = V <sub>CC</sub>					1	μA	
۱ <sub>IL</sub>	Low-level input current	$V_{I} = 0$					-1	μΑ	
I <sub>O(chop)</sub>	Output current at which chopping starts	T <sub>C</sub> = 25°C,	See No	te 5 and Figures 3 and 4	0.6	0.8	1.1	А	
ICC	Logic supply current	I <sub>O</sub> = 0,	$V_I = V_C$	C or 0		0.5	5	mA	
ICC(FRQ)	Logic supply current at frequency	f <sub>SRCK</sub> = 5 MHz, V <sub>I</sub> = V <sub>CC</sub> or 0,		C <sub>L</sub> = 30 pF, 5 V, See Figure 7		1.3		mA	
I <sub>(nom)</sub>	Nominal current	V <sub>DS(on)</sub> = 0.5 V, V <sub>CC</sub> = 5 V,		= I <sub>D</sub> ,   T <sub>C</sub> = 85°C, tes 5, 6, and 7		350		mA	
1_	Drain gurrant off state	$V_{DS} = 40 \text{ V}, \qquad T_C = 25^{\circ}C$			0.1	1	A		
D	Drain current, off-state	V <sub>DS</sub> = 40 V,	T <sub>C</sub> = 12	25°C		0.2	5	μΑ	
	Static drain-source ID = 350 mA, T		= 25°C	See Notes 5 and 6 and		1	1.5	0	
<sup>r</sup> DS(on)	on-state resistance	I <sub>D</sub> = 350 mA, T <sub>C</sub> =	= 125°C	Figures 10 and 11		1.7	2.5	Ω	

NOTES: 5. Technique should limit T<sub>J</sub> – T<sub>C</sub> to 10°C maximum.
6. These parameters are measured with voltage-sensing contacts separate from the current-carrying contacts.

7. Nominal current is defined for a consistent comparison between devices from different sources. It is the current that produces a voltage drop of 0.5 V at T<sub>C</sub> =  $85^{\circ}$ C.



SLIS094 - MARCH 2000

### switching characteristics, $V_{CC} = 5 V$ , $T_C = 25^{\circ}C$

PARAMETER		TEST CONDITIONS	MIN TYP MAX	UNIT
<sup>t</sup> PHL	Propagation delay time, high-to-low-level output from $\overline{G}$	$C_L = 30 \text{ pF},  I_D = 350 \text{ mA},$ See Figures 1, 2, and 12	30	ns
<sup>t</sup> PLH	Propagation delay time, low-to-high-level output from $\overline{G}$		125	ns
t <sub>r</sub>	Rise time, drain output		60	ns
tf	Fall time, drain output		30	ns
<sup>t</sup> pd	Propagation delay time, SRCK $\downarrow$ to SEROUT	C <sub>L</sub> = 30 pF, I <sub>D</sub> = 350 mA, See Figure 2	20	ns
<sup>f</sup> (SRCK)	Serial clock frequency	$C_L = 30 \text{ pF}, \qquad I_D = 350 \text{ mA},$ See Note 8	10	MHz
ta	Reverse-recovery-current rise time	I <sub>F</sub> = 350 mA, di/dt = 20 A/μs,	100	ns
t <sub>rr</sub>	Reverse-recovery time	See Notes 5 and 6 and Figure 5	300	ns


NOTES: 5. Technique should limit  $T_J - T_C$  to 10°C maximum.

6. These parameters are measured with voltage-sensing contacts separate from the current-carrying contacts.

 This is the maximum serial clock frequency assuming cascaded operation where serial data is passed from one stage to a second stage. The clock period allows for SRCK → SEROUT propagation delay and setup time plus some timing margin.


#### thermal resistance

PARAMETER		TEST CONDITIONS	MIN	MAX	UNIT	
R <sub>0JC</sub> Thermal resistance, junction-to-case	DW	All eight outputs with equal power		10	°C/W	
	mermanesistance, junction-to-case	NE	All eight outputs with equal power		10	
R <sub>0JA</sub> Thermal resistance, junction-to-ambient	DW	DW	All eight outputs with equal power		50	°C/W
		NE			50	



#### VOLTAGE WAVEFORMS


- NOTES: A. The word generator has the following characteristics:  $t_f \le 10$  ns,  $t_f \le 10$  ns,  $t_W = 300$  ns, pulsed repetition rate (PRR) = 5 kHz,  $Z_O = 50 \Omega$ .
  - B. CL includes probe and jig capacitance.





SLIS094 - MARCH 2000

### PARAMETER MEASUREMENT INFORMATION




- NOTES: A. The word generator has the following characteristics:  $t_f \le 10$  ns,  $t_f \le 10$  ns,  $t_W = 300$  ns, pulsed repetition rate (PRR) = 5 kHz,  $Z_O = 50 \ \Omega$ .
  - B. CL includes probe and jig capacitance.

#### Figure 2. Test Circuit, Switching Times, and Voltage Waveforms




SLIS094 - MARCH 2000

### PARAMETER MEASUREMENT INFORMATION



NOTES: A. Figure 3 illustrates the output current characteristics of the device energizing a load having initially low, increasing resistance, e.g., an incandescent lamp. In region 1, chopping occurs and the peak current is limited to I<sub>OK</sub>. In region 2, output current is continuous. The same characteristics occur in reverse order when the device energizes a load having an initially high, decreasing resistance.
B. Region 1 duty cycle is approximately 2%.









SLIS094 - MARCH 2000

### PARAMETER MEASUREMENT INFORMATION



- NOTES: A. The V<sub>GG</sub> amplitude and R<sub>G</sub> are adjusted for di/dt = 20 A/ $\mu$ s. A V<sub>GG</sub> double-pulse train is used to set I<sub>F</sub> = 0.35 A, where t<sub>1</sub> = 10  $\mu$ s, t<sub>2</sub> = 7  $\mu$ s, and t<sub>3</sub> = 3  $\mu$ s.
  - B. The DRAIN terminal under test is connected to the TP K test point. All other terminals are connected together and connected to the TP A test point.
  - C. IRM = maximum recovery current

#### Figure 5. Reverse-Recovery-Current Test Circuit and Waveforms of Source-Drain Diode



#### SINGLE-PULSE AVALANCHE ENERGY TEST CIRCUIT

#### VOLTAGE AND CURRENT WAVEFORMS

<sup>†</sup>Non JEDEC symbol for avalanche time.

NOTES: A. The word generator has the following characteristics:  $t_{f} \le 10$  ns,  $t_{f} \le 10$  ns,  $Z_{O} = 50 \Omega$ .


- B. Input pulse duration,  $t_W$ , is increased until peak current  $I_{AS} = 600 \text{ mA}$ .
- Energy test level is defined as  $E_{AS} = (I_{AS} \times V_{(BR)DSX} \times t_{av})/2 = 75$  mJ.







SLIS094 - MARCH 2000









MAXIMUM PEAK DRAIN CURRENT OF EACH OUTPUT







Figure 9

NOTE A: Technique should limit  $T_J-T_C$  to 10°C maximum. Figure 10

1.2




SLIS094 - MARCH 2000



#### **TYPICAL CHARACTERISTICS**


NOTE A: Technique should limit  $T_J - T_C$  to 10°C maximum.





SLIS094 - MARCH 2000

### THERMAL INFORMATION



The single-pulse curve represents measured data. The curves for various pulse durations are based on the following equation:

$$\begin{aligned} Z_{\theta JA} &= \left| \frac{t_{w}}{t_{c}} \right| R_{\theta JA} + \left| 1 - \frac{t_{w}}{t_{c}} \right| Z_{\theta}(t_{w} + t_{c}) \\ &+ Z_{\theta}(t_{w}) - Z_{\theta}(t_{c}) \end{aligned}$$

Where:

 $\mathsf{Z}_{\theta}(t_{w})$  = the single-pulse thermal impedance for t =  $t_{w}$  seconds

 $\mathsf{Z}_{\theta}(t_{\textbf{C}})$  = the single-pulse thermal impedance for t =  $t_{\textbf{C}}$  seconds

$$\label{eq:constraint} \begin{split} \mathsf{Z}_{\theta} \! \left( t_{W} \, + \, t_{C} \right) \, = \, & \text{the single-pulse thermal impedance} \\ & \text{for } t = \, t_{W} + t_{C} \, \text{seconds} \end{split}$$

$$d = t_W/t_C$$




Figure 14



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated