V<sub>0</sub>1□

IN1−□□

IN1+□

GND

3

D OR DGN PACKAGE (TOP VIEW)

SLOS212D - AUGUST 1998 - REVISED OCTOBER 2002

 $\square$   $\lor_{\mathsf{DD}}$ 

□ V<sub>O</sub>2


- 150-mW Stereo Output
- Wide Range of Supply Voltages
  - Fully Specified for 3.3 V and 5 V Operation
  - Operational From 2.5 V to 5.5 V
- **Thermal and Short-Circuit Protection**
- **Surface-Mount Packaging** 
  - PowerPAD™ MSOP
  - SOIC
- **Standard Operational Amplifier Pinout**

### description

The TPA112 is a stereo audio power amplifier packaged in an 8-pin PowerPAD™ MSOP package capable of delivering 150 mW of continuous RMS power per channel into  $8-\Omega$  loads. Amplifier gain is externally configured by means of two resistors per input channel and does not require external compensation for settings of 1 to 10.

THD+N when driving an 8- $\Omega$  load from 5 V is 0.1% at 1 kHz, and less than 2% across the audio band of 20 Hz to 20 kHz. For 32- $\Omega$  loads, the THD+N is reduced to less than 0.06% at 1 kHz, and is less than 1% across the audio band of 20 Hz to 20 kHz. For 10-k $\Omega$  loads, the THD+N performance is 0.01% at 1 kHz, and less than 0.02% across the audio band of 20 Hz to 20 kHz.

### functional block diagram





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments.



### **AVAILABLE OPTIONS**

	PACKAGEI	MSOP	
TA	SMALL OUTLINE <sup>†</sup> MSOP <sup>†</sup> (D) (DGN)		Symbolization
-40°C to 85°C	TPA112D	TPA112DGN	TI AAD

<sup>&</sup>lt;sup>†</sup>The D and DGN package is available in left-ended tape and reel only (e.g., TPA112DR, TPA112DGNR).

### **Terminal Functions**

TERMI	INAL	1/0	DESCRIPTION	
NAME	NO.	٥	DESCRIPTION	
GND	4	ı	GND is the ground connection.	
IN1-	2	ı	IN1– is the inverting input for channel 1.	
IN1+	3	-	IN1+ is the noninverting input for channel 1.	
IN2-	6	_	IN2– is the inverting input for channel 2.	
IN2+	5	_	IN2+ is the noninverting input for channel 2.	
$V_{DD}$	8	Ι	V <sub>DD</sub> is the supply voltage terminal.	
V <sub>O</sub> 1	1	0	O1 is the audio output for channel 1.	
$V_{O}^2$	7	0	V <sub>O</sub> 2 is the audio output for channel 2.	

### absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage, V <sub>DD</sub>	6 V
Differential input voltage, V <sub>I</sub>	0.3 V to V <sub>DD</sub> + 0.3 V
Input current, I <sub>1</sub>	±2.5 μA
Output current, IO	±250 mA
Continuous total power dissipation	internally limited
Operating junction temperature range, T <sub>J</sub>	–40°C to 150°C
Storage temperature range, T <sub>stg</sub>	65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### **DISSIPATION RATING TABLE**

PACKAGE	T <sub>A</sub> ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING
D	725 mW	5.8 mW/°C	464 mW	377 mW
DGN	2.14 W <b>‡</b>	17.1 mW/°C	1.37 W	1.11 W

<sup>&</sup>lt;sup>‡</sup> Please see the Texas Instruments document, *PowerPAD Thermally Enhanced Package Application Report* (SLMA002), for more information on the PowerPAD package. The thermal data was measured on a PCB layout based on the information in the section entitled *Texas Instruments Recommended Board for PowerPAD* on page 33 of that document.

### recommended operating conditions

	MIN	MAX	UNIT
Supply voltage, V <sub>DD</sub>	2.5	5.5	V
Operating free-air temperature, T <sub>A</sub>	-40	85	°C



# dc electrical characteristics at $T_A$ = 25°C, $V_{DD}$ = 3.3 V

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V00	Output offset voltage				10	mV
PSRR	Power supply rejection ratio	$V_{DD} = 3.2 \text{ V to } 3.4 \text{ V}$		83		dB
I <sub>DD(q)</sub>	Supply current			1.5	3	mA
Z <sub>I</sub>	Input impedance			>1		MΩ

# ac operating characteristics, V<sub>DD</sub> = 3.3 V, T<sub>A</sub> = 25°C, R<sub>L</sub> = 8 $\Omega$

	PARAMETER	TEST CONDITIONS	MIN TYP MAX	UNIT
PO	Output power (each channel)	THD ≤ 0.1%	70 <b>†</b>	mW
THD+N	Total harmonic distortion + noise	$P_0 = 70 \text{ mW},  20-20 \text{ kHz}$	2%	
ВОМ	Maximum output power BW	G = 10, THD <5%	>20	kHz
	Phase margin	Open loop	58°	
S <sub>VRR</sub>	Supply ripple rejection	f = 1 kHz	68	dB
	Channel/channel output separation	f = 1 kHz	86	dB
SNR	Signal-to-noise ratio	P <sub>O</sub> = 100 mW	100	dB
V <sub>n</sub>	Noise output voltage		9.5	μV(rms)

<sup>†</sup> Measured at 1 kHz

# dc electrical characteristics at $T_A$ = 25°C, $V_{DD}$ = 5 V

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V00	Output offset voltage				10	mV
PSRR	Power supply rejection ratio	$V_{DD} = 4.9 \text{ V to } 5.1 \text{ V}$		76		dB
I <sub>DD(q)</sub>	Supply current			1.5	3	mA
Z <sub>l</sub>	Input impedance			>1		МΩ

# ac operating characteristics, V<sub>DD</sub> = 5 V, T<sub>A</sub> = 25°C, R<sub>L</sub> = 8 $\Omega$

	PARAMETER	TEST CONDITIONS	MIN	TYP MA	X UNIT
PO	Output power (each channel)	THD ≤ 0.1%		70†	mW
THD+N	Total harmonic distortion + noise	P <sub>O</sub> = 150 mW, 20–20 kHz		2%	
ВОМ	Maximum output power BW	G = 10, THD <5%		>20	kHz
	Phase margin	Open loop		56°	
S <sub>VRR</sub>	Supply ripple rejection	f = 1 kHz		68	dB
	Channel/channel output separation	f = 1 kHz		86	dB
SNR	Signal-to-noise ratio	P <sub>O</sub> = 150 mW		100	dB
Vn	Noise output voltage			9.5	μV(rms)

<sup>†</sup> Measured at 1 kHz



# TPA112 150-mW STEREO AUDIO POWER AMPLIFIER

SLOS212D - AUGUST 1998 - REVISED OCTOBER 2002

# ac operating characteristics, $\rm V_{DD}$ = 3.3 V, $\rm T_A$ = 25°C, $\rm R_L$ = 32 $\Omega$

	PARAMETER	TEST CONDITIONS	MIN TYP MAX	UNIT
PO	Output power (each channel)	THD ≤ 0.1%	40†	mW
THD+N	Total harmonic distortion + noise	$P_O = 30 \text{ mW},  20-20 \text{ kHz}$	0.5%	
ВОМ	Maximum output power BW	G = 10, THD <2%	>20	kHz
	Phase margin	Open loop	58°	
S <sub>VRR</sub>	Supply ripple rejection	f = 1 kHz	68	dB
	Channel/channel output separation	f = 1 kHz	86	dB
SNR	Signal-to-noise ratio	P <sub>O</sub> = 100 mW	100	dB
٧n	Noise output voltage		9.5	μV(rms)

<sup>†</sup>Measured at 1 kHz

# ac operating characteristics, $\rm V_{DD}$ = 5 V, $\rm T_A$ = 25°C, $\rm R_L$ = 32 $\Omega$

	PARAMETER	TEST CONDITIONS	MIN TYP MAX	UNIT
PO	Output power (each channel)	THD ≤ 0.1%	40†	mW
THD+N	Total harmonic distortion + noise	$P_O = 60 \text{ mW},  20-20 \text{ kHz}$	0.4%	
ВОМ	Maximum output power BW	G = 10, THD <2%	>20	kHz
	Phase margin	Open loop	56°	
S <sub>VRR</sub>	Supply ripple rejection	f = 1 kHz	68	dB
	Channel/channel output separation	f = 1 kHz	86	dB
SNR	Signal-to-noise ratio	P <sub>O</sub> = 150 mW	100	dB
V <sub>n</sub>	Noise output voltage		9.5	μV(rms)

<sup>†</sup> Measured at 1 kHz



SLOS212D - AUGUST 1998 - REVISED OCTOBER 2002

### **TYPICAL CHARACTERISTICS**

### **Table of Graphs**

			FIGURE
THD+N	Total harmonic distortion plus noise	vs Frequency	1, 2, 4, 5, 7, 8, 10, 11, 13, 14, 16, 17, 34, 36
		vs Power output	3, 6, 9, 12, 15, 18
PSSR	Power supply rejection ratio	vs Frequency	19, 20
٧n	Output noise voltage	vs Frequency	21, 22
	Crosstalk	vs Frequency	23 – 26, 37, 38
	Mute attenuation	vs Frequency	27, 28
	Open-loop gain	vs Frequency	29, 30
	Phase margin	vs Frequency	29, 30
	Phase	vs Frequency	39 – 44
	Output power	vs Load resistance	31, 32
Icc	Supply current	vs Supply voltage	33
SNR	Signal-to-noise ratio	vs Voltage gain	35
	Closed-loop gain	vs Frequency	39 – 44
	Power dissipation/amplifier	vs Output power	45, 46

### TOTAL HARMONIC DISTORTION PLUS NOISE **FREQUENCY** 10 THD+N -Total Harmonic Distortion + Noise - % V<sub>DD</sub> = 3.3 V $P_0 = 30 \text{ mW}$ $C_B = 1 \mu F$ $R_L = 32 \Omega$ 1 $A_V = 5$ ПШ $A_{V} = 10$ 0.1 $A_{V} = 1$ 0.01 0.001 20k 20 100 1k 10k f - Frequency - Hz






Figure 2

# **TOTAL HARMONIC DISTORTION PLUS NOISE** vs **OUTPUT POWER**

Figure 1





20k

10k

# TOTAL HARMONIC DISTORTION PLUS NOISE **FREQUENCY** 10 $V_{DD} = 5 V$ $R_L = 32 \Omega$ $A_V = 1 \text{ V/V}$ $C_B = 1 \mu F$ 1 $P_O = 30 \text{ mW}$ 0.1 $P_0 = 15 \text{ mW}$ 0.01 $P_0 = 60 \text{ mW}$ 0.001

1k


f - Frequency - Hz

TOTAL HARMONIC DISTORTION PLUS NOISE

THD+N -Total Harmonic Distortion + Noise - %

20

100



Po - Output Power - W

Figure 6






Figure 5





# 

Figure 9

# **FREQUENCY** 10 $V_{DD} = 5 V$ THD+N -Total Harmonic Distortion + Noise - % ++++ $R_L = 10 \text{ k}\Omega$ $P_{0} = 300 \, \mu W$ $C_B = 1 \mu F$ 0.1 $A_V = 1$ 0.01 0.001 20 100 1k 10k 20k f - Frequency - Hz Figure 10

TOTAL HARMONIC DISTORTION PLUS NOISE



 $P_O$  – Output Power –  $\mu$ W


1 kHz

100


200

%

THD+N -Total Harmonic Distortion + Noise -



TOTAL HARMONIC DISTORTION PLUS NOISE vs



TEXAS INSTRUMENTS

THD+N -Total Harmonic Distortion + Noise - %

0.001

5

10

### **TOTAL HARMONIC DISTORTION PLUS NOISE**






Figure 13

## TOTAL HARMONIC DISTORTION PLUS NOISE





TOTAL HARMONIC DISTORTION PLUS NOISE




Figure 16


THD+N -Total Harmonic Distortion + Noise - %

# TOTAL HARMONIC DISTORTION PLUS NOISE **FREQUENCY** THD+N -Total Harmonic Distortion + Noise - % V<sub>DD</sub> = 5 V R<sub>L</sub> = 8 kΩ $A_V = 1 \text{ V/V}$ $P_O = 30 \text{ mW}$ 1 $P_O = 60 \text{ mW}$ 0.01 P<sub>O</sub> = 10 mW 0.001 20 20k 100 1k 10k

Figure 17

# POWER OUTPUT 10 VDD = 5 V RL = 8 \Omega AV = 1 V/V 20 kHz 1 kHz 0.1 0.01 PO - Output Power - W Figure 18

TOTAL HARMONIC DISTORTION PLUS NOISE



f - Frequency - Hz






Figure 19


POWER SUPPLY REJECTION RATIO

VS

FREQUENCY









10k 20k

-100

20

100

f - Frequency - Hz

Figure 28

10k 20k

-100

20

100

1k

f - Frequency - Hz

Figure 27

### **OPEN-LOOP GAIN AND PHASE MARGIN**







Figure 29


### **OPEN-LOOP GAIN AND PHASE MARGIN**














TEXAS INSTRUMENTS
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265




Figure 35




Figure 37

### **TOTAL HARMONIC DISTORTION PLUS NOISE**




Figure 36




Figure 38

### **CLOSED-LOOP GAIN AND PHASE**




Figure 39

### **CLOSED-LOOP GAIN AND PHASE**




Figure 40



### **CLOSED-LOOP GAIN AND PHASE**




Figure 41

### **CLOSED-LOOP GAIN AND PHASE**




Figure 42

### **CLOSED-LOOP GAIN AND PHASE**




Figure 43

### **CLOSED-LOOP GAIN AND PHASE**





Figure 44





### **APPLICATION INFORMATION**

### gain setting resistors, RF and RI

The gain for the TPA112 is set by resistors R<sub>F</sub> and R<sub>I</sub> according to equation 1.

$$Gain = -\left(\frac{R_F}{R_I}\right) \tag{1}$$

Given that the TPA112 is a MOS amplifier, the input impedance is very high. Consequently input leakage currents are not generally a concern, although noise in the circuit increases as the value of  $R_F$  increases. In addition, a certain range of  $R_F$  values is required for proper start-up operation of the amplifier. Taken together it is recommended that the effective impedance seen by the inverting node of the amplifier be set between 5 k $\Omega$  and 20 k $\Omega$ . The effective impedance is calculated in equation 2.

Effective Impedance = 
$$\frac{R_F R_I}{R_F + R_I}$$
 (2)

As an example, consider an input resistance of 20 k $\Omega$  and a feedback resistor of 20 k $\Omega$ . The gain of the amplifier would be -1 and the effective impedance at the inverting terminal would be 10 k $\Omega$ , which is within the recommended range.

### APPLICATION INFORMATION

### gain setting resistors, RF and RI (continued)

For high performance applications, metal film resistors are recommended because they tend to have lower noise levels than carbon resistors. For values of  $R_F$  above 50  $k\Omega$ , the amplifier tends to become unstable due to a pole formed from  $R_F$  and the inherent input capacitance of the MOS input structure. For this reason, a small compensation capacitor of approximately 5 pF should be placed in parallel with  $R_F$ . This, in effect, creates a low-pass filter network with the cutoff frequency defined in equation 3.

$$f_{\text{co(lowpass)}} = \frac{1}{2\pi R_F C_F}$$
 (3)

For example, if  $R_F$  is 100 k $\Omega$  and  $C_F$  is 5 pF then  $f_{co(lowpass)}$  is 318 kHz, which is well outside the audio range.

### input capacitor, CI

In the typical application, an input capacitor,  $C_I$ , is required to allow the amplifier to bias the input signal to the proper dc level for optimum operation. In this case,  $C_I$  and  $R_I$  form a high-pass filter with the corner frequency determined in equation 4.

$$f_{co(highpass)} = \frac{1}{2\pi R_I C_I}$$
 (4)

The value of  $C_l$  is important to consider, as it directly affects the bass (low frequency) performance of the circuit. Consider the example where  $R_l$  is 20 k $\Omega$  and the specification calls for a flat bass response down to 20 Hz. Equation 4 is reconfigured as equation 5.

$$C_{I} = \frac{1}{2\pi R_{I} f_{co(highpass)}}$$
 (5)

In this example,  $C_I$  is 0.40  $\mu$ F, so one would likely choose a value in the range of 0.47  $\mu$ F to 1  $\mu$ F. A further consideration for this capacitor is the leakage path from the input source through the input network ( $R_I$ ,  $C_I$ ) and the feedback resistor ( $R_F$ ) to the load. This leakage current creates a dc offset voltage at the input to the amplifier that reduces useful headroom, especially in high-gain applications (> 10). For this reason a low-leakage tantalum or ceramic capacitor is the best choice. When polarized capacitors are used, the positive side of the capacitor should face the amplifier input in most applications, as the dc level there is held at  $V_{DD}/2$ , which is likely higher that the source dc level. It is important to confirm the capacitor polarity in the application.

### power supply decoupling, CS

The TPA112 is a high-performance CMOS audio amplifier that requires adequate power supply decoupling to ensure that the output total harmonic distortion (THD) is as low as possible. Power supply decoupling also prevents oscillations for long lead lengths between the amplifier and the speaker. The optimum decoupling is achieved by using two capacitors of different types that target different types of noise on the power supply leads. For higher frequency transients, spikes, or digital hash on the line, a good low equivalent-series-resistance (ESR) ceramic capacitor, typically 0.1  $\mu$ F, placed as close as possible to the device  $V_{DD}$  lead, works best. For filtering lower-frequency noise signals, a larger aluminum electrolytic capacitor of 10  $\mu$ F or greater placed near the power amplifier is recommended.




### APPLICATION INFORMATION

### midrail voltage

The TPA112 is a single-supply amplifier, so it must be properly biased to accommodate audio signals. Normally, the amplifier is biased at  $V_{DD}/2$ , but it can actually be biased at any voltage between  $V_{DD}$  and ground. However, biasing the amplifier at a point other than  $V_{DD}/2$  will reduce the amplifier's maximum output swing. In some applications where the circuitry driving the TPA112 has a different midrail voltage, it might make sense to use the same midrail voltage for the TPA112, and possibly eliminate the use of the dc-blocking caps.

There are two concerns with the midrail voltage source: the amount of noise present, and its output impedance. Any noise present on the midrail voltage source that is not present on the audio input signal will be input to the amplifier, and passed to the output (and increased by the gain of the circuit). Common-mode noise will be cancelled out by the differential configuration of the circuit.

The output impedance of the circuit used to generate the midrail voltage needs to be low enough so as not to be influenced by the audio signal path. A common method of generating the midrail voltage is to form a voltage divider from the supply to ground, with a bypass capacitor from the common node to ground. This capacitor improves the PSRR of the circuit. However, this circuit has a limited range of output impedances, so to achieve very low output impedances, the voltage generated by the voltage divider is fed into a unity-gain amplifier to lower the output impedance of the circuit.



- a) Midrail Voltage Generator Using a Simple Resistor-Divider
- b) Buffered Midrail Voltage Generator to Provide Low Output Impedance

Figure 47. Midrail Voltage Generator

If a voltage step is applied to a speaker, it will pop. To reduce popping, the midrail voltage should rise at a sub-sonic rate; that is, a rate less than the rise time of a 20-Hz waveform. If the voltage rises faster than that, there is the possibility of a pop from the speaker.

Pop can also be heard in the speaker if the midrail voltage rises faster than either the input coupling capacitor, or the output coupling capacitor. If midrail rises first, then the charging of the input and output capacitors will be heard in the speaker. To keep this noise as low as possible, the relationship shown in equation 6 should be maintained.

$$\frac{1}{\left(C_{B} \times R_{SOURCE}\right)} \le \frac{1}{\left(C_{I}R_{I}\right)} \le \frac{1}{R_{L}C_{C}}$$
(6)

Where  $C_{BYPASS}$  is the value of the bypass capacitor, and  $R_{SOURCE}$  is the equivalent source impedance of the voltage divider (the parallel combination of the two resistors). For example, if the voltage divider is constructed using two 20-k $\Omega$  resistors, then  $R_{SOURCE}$  is 10 k $\Omega$ .



### APPLICATION INFORMATION

### midrail bypass capacitor, CB

The midrail bypass capacitor,  $C_B$ , serves several important functions. During start-up,  $C_B$  determines the rate at which the amplifier starts up. This helps to push the start-up pop noise into the subaudible range (so slow it can not be heard). The second function is to reduce noise produced by the power supply caused by coupling into the output drive signal. This noise is from the midrail generation circuit internal to the amplifier. The capacitor is fed from the resistor divider with equivalent resistance of  $R_{SOURCE}$ . To keep the start-up pop as low as possible, the relationship shown in equation 7 should be maintained.

$$\frac{1}{\left(C_{B} \times R_{SOURCE}\right)} \le \frac{1}{\left(C_{I}R_{I}\right)} \tag{7}$$

As an example, consider a circuit where  $C_B$  is 1  $\mu$ F,  $R_{SOURCE}$  = 160  $k\Omega$ ,  $C_I$  is 1  $\mu$ F, and  $R_I$  is 20  $k\Omega$ . Inserting these values into the equation 9 results in:

$$6.25 \leq 50$$

which satisfies the rule. Bypass capacitor,  $C_B$ , values of 0.1  $\mu F$  to 1  $\mu F$  ceramic or tantalum low-ESR capacitors are recommended for the best THD and noise performance.

### output coupling capacitor, CC

In the typical single-supply single-ended (SE) configuration, an output coupling capacitor ( $C_C$ ) is required to block the dc bias at the output of the amplifier, thus preventing dc currents in the load. As with the input coupling capacitor, the output coupling capacitor and impedance of the load form a high-pass filter governed by equation 8.

$$f_{(out high)} = \frac{1}{2\pi R_{I} C_{C}}$$
 (8)

The main disadvantage, from a performance standpoint, is that the typically small load impedances drive the low-frequency corner higher. Large values of  $C_C$  are required to pass low frequencies into the load. Consider the example where a  $C_C$  of 68  $\mu F$  is chosen and loads vary from 32  $\Omega$  to 47  $k\Omega$ . Table 1 summarizes the frequency response characteristics of each configuration.

Table 1. Common Load Impedances vs Low Frequency Output Characteristics in SE Mode

RL	СС	Lowest Frequency
32 Ω	68 μF	73 Hz
10,000 Ω	68 μF	0.23 Hz
47,000 Ω	68 μF	0.05 Hz

As Table 1 indicates, headphone response is adequate and drive into line level inputs (a home stereo for example) is very good.



SLOS212D - AUGUST 1998 - REVISED OCTOBER 2002

### **APPLICATION INFORMATION**

### output coupling capacitor, C<sub>C</sub> (continued)

The output coupling capacitor required in single-supply SE mode also places additional constraints on the selection of other components in the amplifier circuit. With the rules described earlier still valid, add the following relationship:

### output pull-down resistor, R<sub>C</sub> + R<sub>O</sub>

Placing a  $100-\Omega$  resistor,  $R_C$ , from the output side of the coupling capacitor to ground insures the coupling capacitor,  $C_C$ , is charged before a plug is inserted into the jack. Without this resistor, the coupling capacitor would charge rapidly upon insertion of a plug, leading to an audible pop in the headphones.

Placing a 20-k $\Omega$  resistor, R<sub>O</sub>, from the output of the IC to ground insures that the coupling capacitor fully discharges at power down. If the supply is rapidly cycled without this capacitor, a small pop may be audible in 10-k $\Omega$  loads.

### using low-ESR capacitors

Low-ESR capacitors are recommended throughout this application. A real capacitor can be modeled simply as a resistor in series with an ideal capacitor. The voltage drop across this resistor minimizes the beneficial effects of the capacitor in the circuit. The lower the equivalent value of this resistance, the more the real capacitor behaves like an ideal capacitor.

### 5-V versus 3.3-V operation

The TPA112 was designed for operation over a supply range of 2.7 V to 5.5 V. This data sheet provides full specifications for 5-V and 3.3-V operation since these are considered to be the two most common standard voltages. There are no special considerations for 3.3-V versus 5-V operation as far as supply bypassing, gain setting, or stability. Supply current is slightly reduced from 3.5 mA (typical) to 2.5 mA (typical). The most important consideration is that of output power. Each amplifier in the TPA112 can produce a maximum voltage swing of  $V_{DD} - 1$  V. This means, for 3.3-V operation, clipping starts to occur when  $V_{O(PP)} = 2.3$  V as opposed when  $V_{O(PP)} = 4$  V while operating at 5 V. The reduced voltage swing subsequently reduces maximum output power into the load before distortion begins to become significant.




SLOS212D - AUGUST 1998 - REVISED OCTOBER 2002

### **MECHANICAL DATA**

### D (R-PDSO-G\*\*)

### 14 PINS SHOWN

### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).


D. Falls within JEDEC MS-012



### **MECHANICAL DATA**

### DGN (S-PDSO-G8)

### PowerPAD™ PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions include mold flash or protrusions.
- D. The package thermal performance may be enhanced by attaching an external heat sink to the thermal pad. This pad is electrically and thermally connected to the backside of the die and possibly selected leads.
- E. Falls within JEDEC MO-187

PowerPAD is a trademark of Texas Instruments.



### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated