

- Micro-Power Operation . . . 1.4 μA
- Input Common-Mode Range Exceeds the Rails ... -0.1 V to V_{CC} + 5 V
- Supply Voltage Range . . . 2.5 V to 16 V
- Rail-to-Rail Input/Output (Amplifier)
- Reverse Battery Protection Up to 18 V
- Gain Bandwidth Product . . . 5.5 kHz (Amplifier)
- Open-Drain CMOS Output Stage (Comparator)
- Specified Temperature Range
 T_A = −40°C to 125°C . . . Industrial Grade
- Ultrasmall Packaging8-Pin MSOP (TLV2302)
- Universal Op-Amp EVM (See the SLOU060 for More Information)





The TLV230x combines sub-micropower operational amplifier and comparator into a single package that produces excellent micropower signal conditioning with only 1.4 μ A of supply current. This combination gives the designer more board space and reduces part counts in systems that require an operational amplifier and comparator. The low supply current makes it an ideal choice for battery-powered portable applications where quiescent current is the primary concern. Reverse battery protection guards the amplifier from an over-current condition due to improper battery installation. For harsh environments, the inputs can be taken 5 V above the positive supply rail without damage to the device.

The TLV230x's low supply current is coupled with extremely low input bias currents enabling them to be used with mega-ohm resistors making them ideal for portable, long active life, applications. DC accuracy is ensured with a low typical offset voltage as low as 390 μ V, CMRR of 90 dB and minimum open loop gain of 130 V/mV at 2.7 V.

The maximum recommended supply voltage is as high as 16 V and ensured operation down to 2.5 V, with electrical characteristics specified at 2.7 V, 5 V, and 15 V. The 2.5-V operation makes it compatible with Li-Ion battery-powered systems and many micropower microcontrollers available today including TI's MSP430.

All members are available in PDIP and SOIC with the duals (one op-amp and one comparator) in the small MSOP package, and the quads (two operational amplifiers and two comparators) in the TSSOP package.

A SELECTION OF OUTPUT COMPARATORS[†]

DEVICE	V _{CC}	V _{IO} (μV)	I _{CC} /Ch (μA)	GBW (kHz)	SR (V/μs)	tPLH (μs)	tPHL (μs)	t f (μ s)	RAIL-TO- RAIL	OUTPUT STAGE
TLV230x	2.5 – 16	390	1.4‡	5.5	0.0025	55	30	5	I/O	OD
TLV270x	2.5 – 16	390	1.4‡	5.5	0.0025	55	30	5	I/O	PP
TLV240x	2.5 – 16	390	880	5.5	0.0025	_		_	I/O	_
TLV224x	2.5 – 12	600	1	5.5	0.002	_	_	_	I/O	_
TLV340x	2.5 – 16	250	0.47	_	_	55	30	5	I	OD
TLV370x	2.5 – 16	250	0.47	_		55	30	5	I	PP

[†] All specifications are typical values measured at 5 V.

[‡]ICC is specified as one op-amp and one comparator.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



TLV2302 AVAILABLE OPTIONS

			PACKAGED D	EVICES	
Τ.	V _{IO} max	SMALL OUTLINET	MSC	P	PLASTIC DIP
'A	AT 25°C	(D)	MSOP† (DGK)	SYMBOLS	(P)
-40°C to 125°C	4000 μV	TLV2302ID	TLV2302IDGK	xxTIAQG	TLV2302IP


[†] This package is available taped and reeled. To order this packaging option, add an R suffix to the part number (e.g., TLV2302IDR).

TLV2304 AVAILABLE OPTIONS

	V	PA	CKAGED DEVICES	
TA	V _{IO} max AT 25°C	SMALL OUTLINE [†] (D)	TSSOP (PW)	PLASTIC DIP (N)
-40°C to 125°C	4000 μV	TLV2304ID	TLV2304IPW	TLV2304IN

[†] This package is available taped and reeled. To order this packaging option, add an R suffix to the part number (e.g., TLV2304IDR).

TLV230x PACKAGE PINOUTS





TLV2302, TLV2304 FAMILY OF NANOPOWER OPERATIONAL AMPLIFIERS AND OPEN DRAIN COMPARATORS

SLOS343 - DECEMBER 2000

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V _{CC} (see Note 1)	17 V
Differential input voltage, V _{ID}	V _{CC}
Input voltage range, V _I (see Notes 1 and 2)	0 to V _{CC} + 5 V
Input current range, I _I (any input)	±10 mA
Output current range, IO	±10 mA
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range, T _A : I suffix	–40°C to 125°C
Maximum junction temperature, T _J	150°C
Storage temperature range, T _{stg}	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values, except differential voltages, are with respect to GND

DISSIPATION RATING TABLE

PACKAGE	(°C/W)			
D (8)	38.3	176	710 mW	142 mW
D (14)	26.9	122.3	1022 mW	204.4 mW
DGK (8)	54.2	259.9	481 mW	96.2 mW
N (14)	32	78	1600 mW	320.5 mW
P (8)	41	104	1200 mW	240.4 mW
PW (14)	29.3	173.6	720 mW	144 mW

recommended operating conditions

Supply voltage Ve e	Single supply	2.5	16	V	
Supply voltage, VCC	Split supply	±1.25	±8	V	
Common-mode input voltage range, VICR	Amplifier and comparator	-0.1	V _{CC} +5	V	
Operating free-air temperature, TA	Pperating free-air temperature, T _A				



^{2.} Input voltage range is limited to 20 V max or V_{CC} + 5 V, whichever is smaller.

TLV2302, TLV2304 FAMILY OF NANOPOWER OPERATIONAL AMPLIFIERS AND OPEN DRAIN COMPARATORS

SLOS343 - DECEMBER 2000

electrical characteristics at recommended operating conditions, V_{CC} = 2.7, 5 V, and 15 V (unless otherwise noted)

amplifier dc performance

	PARAMETER	TEST CONDIT	IONS	T _A †	MIN	TYP	MAX	UNIT
VIO	Input offset voltage	$V_O = V_{CC}/2 V$,		25°C		390	4000	μV
۷۱٥	input onset voltage	$V_{IC} = V_{CC}/2 V$		Full range			6000	μν
αγιο	Offset voltage draft	$R_S = 50 \Omega$		25°C		3		μV/°C
			\/ 27\/	25°C	55	73		
			V _{CC} = 2.7 V	Full range	52			
CMRR Common-mode rejection ratio	$V_{IC} = 0$ to V_{CC} ,	V 5 V	25°C	60	80		40	
	Common-mode rejection ratio	$R_S = 50 \Omega$	VCC = 5 V	Full range	55			dB
			Voc - 15 V	25°C	66	90		
			V _{CC} = 15 V	Full range	60			
		V 0.7 V V 4 E V D		25°C	130	400		
		$V_{CC} = 2.7 \text{ V}, V_{O(pp)} = 1.5 \text{ V}$	Full range	30			 	
Δ	Large-signal differential voltage	V 5V V 2V	D. 500 kg	25°C	300	1000		l l
AVD	amplification	$V_{CC} = 5 \text{ V}, V_{O(pp)} = 3 \text{ V}, R_{L} = 500 \text{ k}\Omega$		Full range	100			V/mV
		V 45 V V 0 V	D 500 kg	25°C	400	1400		
		$V_{CC} = 15 \text{ V}, V_{O(pp)} = 8 \text{ V}$, KL = 500 K22	Full range	120			
			0.74-53/	25°C	90	120		
DODD	Power supply rejection ratio	V _{IC} = V _{CC} /2 V, No load	$V_{CC} = 2.7 \text{ to } 5 \text{ V}$	Full range	85			-ID
PSRR	(ΔVCC/ΔVIO)	1,0 1,00,2 1, 110 1544	V 5. 45.	25°C	94	120		dB
	(00 10/		V _{CC} = 5 to 15 V	Full range	90			

[†] Full range is -40°C to 125°C.

amplifier and comparator input characteristics

	PARAMETER	TEST CONDITIONS	T _A †	MIN	TYP	MAX	UNIT
			25°C		25	250	
I _{IO} Input offset current	Vo = Voo/2 V	0 to 70°C			300	pА	
		$V_{O} = V_{CC}/2 V,$ $V_{IC} = V_{CC}/2 V,$	Full range			500	
		$R_D = 1 M\Omega$ (pullup to V_{CC}),	25°C		100	500	
I _{IB}	Input bias current	$R_S = 50 \Omega$	0 to 70°C			550	pА
			Full range	°C 25 250 70°C 300 ange 500 °C 100 500 70°C 550 ange 1000 °C 300			
r _{i(d)}	Differential input resistance		25°C		300		МΩ
C _{i(c)}	Common-mode input capacitance	f = 100 kHz	25°C		3		pF

[†] Full range is -40°C to 125°C.



electrical characteristics at recommended operating conditions, V_{CC} = 2.7, 5 V, and 15 V (unless otherwise noted) (continued)

amplifier output characteristics

	PARAMETER	TEST CON	IDITIONS	T _A †	MIN	TYP	MAX	UNIT
			\/aa - 2.7.\/	25°C	2.55	2.65		
			V _{CC} = 2.7 V	Full range	2.5			· v
Vон	High-level output voltage	$V_{IC} = V_{CC}/2,$ $I_{OH} = -50 \mu A$	V _{CC} = 5 V	25°C	4.85	4.95		
	High-level output voltage	$I_{OH} = -50 \mu A$		Full range	4.8			
			V _{CC} = 15 V	25°C	14.85	14.95		
				Full range	14.8			
\/a:	Low-level output voltage	V _{IC} = V _{CC} /2, I _{OL} = 50 μA		25°C		180	260	mV
VOL	Low-level output voltage	VIC = VCC/2, IC)[= 30 μΑ	Full range			300	IIIV
lo	Output current	$V_O = 0.5 \text{ V from}$	rail	25°C		±200	·	μΑ

[†] Full range is -40°C to 125°C.

amplifier dynamic performance

	PARAMETER	TE	ST CONDITION	IS	TA	MIN	TYP	MAX	UNIT	
UGBW	Unity gain bandwidth	$R_L = 500 \text{ k}\Omega$,		C _L = 100 pF	25°C		5.5		kHz	
SR	Slew rate at unity gain	$V_{O(pp)} = 0.8 \text{ V},$	$R_L = 500 \text{ k}\Omega$,	$C_L = 100 pF$	25°C		2.5		V/ms	
φМ	Phase margin	$R_1 = 500 \text{ k}\Omega$	C 100 pF		25°C		60°			
	Gain margin	KL = 500 K22,	CL = 100 pr		25 C		15		dB	
	Settling time	$V_{CC} = 2.7 \text{ or } 5 \text{ V},$ V(STEP)PP = 1 V, $A_{V} = -1,$	$C_L = 100 \text{ pF},$ $R_L = 100 \text{ k}\Omega$	0.1%	25°C		1.84			
t _S		V _{CC} = 15 V,	0 400 5	0.1%	25-0		6.1		ms	
		V(STEP)PP = 1 V, $A_V = -1,$		0.01%	1 1		6.1			
.,	Equivalent input noise	f = 0.1 to 10 Hz	f = 0.1 to 10 Hz				5.3		μV_{pp}	
V _n	voltage	f = 100 Hz			25°C		500		nV/√ Hz	
In	Equivalent input noise current	f = 100 Hz			25°C		8		fA/√Hz	

supply current

PARAMETER		TEST CO	T _A †	MIN	TYP	MAX	UNIT	
LICC			V _{CC} = 2.7 V or 5 V	25°C		1.4		
	Supply current (one op-amp and one comparator)	R _p = No pullup, Output state high	V 45 V	25°C		1.4	1.7	μΑ
	oomparator)	Output state riigii	V _{CC} = 15 V	Full range			2.3	
	Reverse supply current	V _{CC} = -18 V, V _I = 0 V, V _O = open		25°C		50		nA

[†]Full range is -40°C to 125°C.



TLV2302, TLV2304 FAMILY OF NANOPOWER OPERATIONAL AMPLIFIERS AND OPEN DRAIN COMPARATORS

SLOS343 - DECEMBER 2000

electrical characteristics at recommended operating conditions, V_{CC} = 2.7, 5 V, and 15 V (unless otherwise noted) (continued)

comparator dc performance

	PARAMETER	TEST COND	DITIONS†	T _A †	MIN	TYP	MAX	UNIT
\/	Input offset voltage			25°C		250	5000	μV
VIO	Input offset voltage	$V_{IC} = V_{CC}/2$, $R_S = 50$ $R_p = 1 M\Omega$ (pullup to V_{C}) Ω, ·····)	Full range			7000	μν
α_{VIO}	Offset voltage drift	11 p = 1 11/132 (pariap to 10	25°C		3		μV/°C	
	Common-mode rejection ratio	V_{IC} = 0 to V_{CC} , R_S = 50 Ω	Vaa - 27V	25°C	55	72		
			V _{CC} = 2.7 V	Full range	50			dB
CMRR			V _{CC} = 5 V V _{CC} = 15 V	25°C	60	76		
CIVIKK				Full range	55			
				25°C	65	88		
			ACC = 12 A	Full range	60			
AVD	Large-signal differential voltage amplification	$R_p = 1 \text{ M}\Omega$ (pullup to V_C	:C)	25°C		1000		V/mV
			V 0745V	25°C	75	100		
PSRR	Power supply rejection ratio	$V_{IC} = V_{CC}/2 V$	V _{CC} = 2.7 to 5 V	Full range	70			dB
FORK	(ΔVCC/ΔVIO)	No load	V 5 to 45 V	25°C	85	105		uБ
			V _{CC} = 5 to 15 V	Full range	80			

[†]Full range is -40°C to 125°C.

comparator output characteristics

PARAMETER		TEST CONDITIONS†		T _A †	MIN	TYP	MAX	UNIT
loz	High-impedance output leakage current	$V_{IC} = V_{CC}/2,$	$V_O = V_{CC}$, $V_{ID} = 1 V$	25°C		50		pA
V _{OL}	Low-level output voltage	$V_{IC} = V_{CC}/2$,	$I_{OL} = 50 \mu\text{A}, \ \ V_{ID} = -1 \text{V}$	25°C		80	200	mV
				Full range			300	

[†] Full range is -40°C to 125°C.

switching characteristics at recommended operating conditions, V_{CC} = 2.7 V, 5 V, 15 V (unless otherwise noted)

PARAMETER		TEST CONDITIONS		TA	MIN	TYP	MAX	UNIT	
^t (PLH)	Propagation delay time, low-to-high-level output	$f = 10 \text{ kHz},$ $VSTEP = 1 \text{ V},$ $CL = 10 \text{ pF},$ $R_p = 1 \text{ M}\Omega \text{ (pullup to V}_{CC}\text{)}$	Overdrive = 2 mV	25°C		175			
			Overdrive = 10 mV			55			
			Overdrive = 50 mV			25			
t(PHL)	Propagation delay time, high-to-low-level output		Overdrive = 2 mV	25°C		300		μs	
			Overdrive = 10 mV			60			
			Overdrive = 50 mV			30			
tf	Fall time	C _L = 10 pF		25°C		5		μs	

NOTE: The response time specified is the interval between the input step function and the instant when the output crosses 1.4 V.




TYPICAL CHARACTERISTICS

Table of Graphs

			FIGURE
VIO	Input offset voltage	vs Common-mode input voltage	1, 2
1	land him admin	vs Free-air temperature	3, 5, 7
IB	Input bias current	vs Common-mode input voltage	4, 6
L =	land to effect ourselve	vs Free-air temperature	3, 5, 7
liO	Input offset current	vs Common-mode input voltage	4, 6
laa	Cupalitation	vs Supply voltage	8
ICC	Supply current	vs Free-air temperature	9
Amplifier			
CMRR	Common-mode rejection ratio	vs Frequency	10
Voн	High-level output voltage	vs High-level output current	11, 13
VOL	Low-level output voltage	vs Low-level output current	12, 14
V _{O(PP)}	Output voltage, peak-to-peak	vs Frequency	15
PSRR	Power supply rejection ratio	vs Frequency	16
	Voltage noise over a 10 Second Period		17
фm	Phase margin	vs Capacitive load	18
A _{VD}	Differential voltage gain	vs Frequency	19
	Phase	vs Frequency	19
	Gain bandwidth product	vs Supply voltage	20
SR	Slew rate	vs Free-air temperature	21
	Large signal follower pulse response		22
	Small signal follower pulse response		23
	Large signal inverting pulse response		24
	Small signal inverting pulse response		25
Comparator		•	
V _{OL}	Low-level output voltage	vs Low-level output current	26, 27
	Open collector leakage current	vs Free-air temperature	28
	Output fall time	vs Supply voltage	29
	Low-to-high level output response for various input overdrives		30, 31
	High-to-low level output response for various input overdrives		32, 33





AMPLIFIER AND COMPARATOR TYPICAL CHARACTERISTICS








AMPLIFIER TYPICAL CHARACTERISTICS















LOW-LEVEL OUTPUT VOLTAGE











AMPLIFIER TYPICAL CHARACTERISTICS


DIFFERENTIAL VOLTAGE GAIN AND PHASE FREQUENCY 60 135 50 쁑 A_{VD} – Differential Voltage Gain – 40 90 30 Phase 20 10 0 V_{CC}=2.7, 5, 15 V R_L=500 kΩ C_L=100 pF T_A=25°C -10 10 10k 1k f - Frequency - Hz

Figure 19







LARGE SIGNAL FOLLOWER PULSE RESPONSE




SMALL SIGNAL FOLLOWER PULSE RESPONSE



LARGE SIGNAL INVERTING PULSE RESPONSE



SMALL SIGNAL INVERTING PULSE RESPONSE





COMPARATOR TYPICAL CHARACTERISTICS




Figure 26

OPEN COLLECTOR LEAKAGE CURRENT





Figure 28



LOW-LEVEL OUTPUT VOLTAGE




Figure 27

OUTPUT FALL TIME




Figure 29






Figure 31



COMPARATOR TYPICAL CHARACTERISTICS





APPLICATION INFORMATION

reverse battery protection

The TLV2302/4 is protected against reverse battery voltage up to 18 V. When subjected to reverse battery condition, the supply current is typically less than 100 nA at 25°C (inputs grounded and outputs open). This current is determined by the leakage of six Schottky diodes and will therefore increase as the ambient temperature increases.

When subjected to reverse battery conditions and negative voltages applied to the inputs or outputs, the input ESD structure will turn on—this current should be limited to less than 10 mA. If the inputs or outputs are referred to ground, rather than midrail, no extra precautions need be taken.

common-mode input range

The TLV2302/4 has rail-rail input and outputs. For common-mode inputs from -0.1 V to $V_{CC} - 0.8 \text{ V}$ a PNP differential pair will provide the gain.

For inputs between V_{CC} – 0.8 V and V_{CC} , two NPN emitter followers buffering a second PNP differential pair provide the gain. This special combination of NPN/PNP differential pair enables the inputs to be taken 5 V above the rails; because as the inputs go above V_{CC}, the NPNs switch from functioning as transistors to functioning as diodes. This will lead to an increase in input bias current. The second PNP differential pair continues to function normally as the inputs exceed V_{CC}.

The TLV2302/4 has a negative common-input range that exceeds ground by 100 mV. If the inputs are taken much below this, reduced open loop gain will be observed with the ultimate possibility of phase inversion.



APPLICATION INFORMATION

offset voltage

The output offset voltage, (V_{OO}) is the sum of the input offset voltage (V_{IO}) and both input bias currents (I_{IB}) times the corresponding gains. The following schematic and formula can be used to calculate the output offset voltage.




Figure 34. Output Offset Voltage Model

general configurations

When receiving low-level signals, limiting the bandwidth of the incoming signals into the system is often required. The simplest way to accomplish this is to place an RC filter at the noninverting terminal of the amplifier (see Figure 35).




Figure 35. Single-Pole Low-Pass Filter

If even more attenuation is needed, a multiple pole filter is required. The Sallen-Key filter can be used for this task. For best results, the amplifier should have a bandwidth that is 8 to 10 times the filter frequency bandwidth. Failure to do this can result in phase shift of the amplifier.




Figure 36. 2-Pole Low-Pass Sallen-Key Filter



APPLICATION INFORMATION

circuit layout considerations

To achieve the levels of high performance of the TLV230x, follow proper printed-circuit board design techniques. A general set of guidelines is given in the following.

- Ground planes—It is highly recommended that a ground plane be used on the board to provide all
 components with a low inductive ground connection. However, in the areas of the amplifier inputs and
 output, the ground plane can be removed to minimize the stray capacitance.
- Proper power supply decoupling—Use a 6.8-μF tantalum capacitor in parallel with a 0.1-μF ceramic capacitor on each supply terminal. It may be possible to share the tantalum among several amplifiers depending on the application, but a 0.1-μF ceramic capacitor should always be used on the supply terminal of every amplifier. In addition, the 0.1-μF capacitor should be placed as close as possible to the supply terminal. As this distance increases, the inductance in the connecting trace makes the capacitor less effective. The designer should strive for distances of less than 0.1 inches between the device power terminals and the ceramic capacitors.
- Sockets—Sockets can be used but are not recommended. The additional lead inductance in the socket pins
 will often lead to stability problems. Surface-mount packages soldered directly to the printed-circuit board
 is the best implementation.
- Short trace runs/compact part placements—Optimum high performance is achieved when stray series inductance has been minimized. To realize this, the circuit layout should be made as compact as possible, thereby minimizing the length of all trace runs. Particular attention should be paid to the inverting input of the amplifier. Its length should be kept as short as possible. This will help to minimize stray capacitance at the input of the amplifier.
- Surface-mount passive components—Using surface-mount passive components is recommended for high
 performance amplifier circuits for several reasons. First, because of the extremely low lead inductance of
 surface-mount components, the problem with stray series inductance is greatly reduced. Second, the small
 size of surface-mount components naturally leads to a more compact layout thereby minimizing both stray
 inductance and capacitance. If leaded components are used, it is recommended that the lead lengths be
 kept as short as possible.



APPLICATION INFORMATION

general power dissipation considerations

For a given θ_{JA} , the maximum power dissipation is shown in Figure 37 and is calculated by the following formula:

$$\mathsf{P}_\mathsf{D} = \left(\frac{\mathsf{T}_\mathsf{MAX}^{-\mathsf{T}}\mathsf{A}}{\theta_\mathsf{JA}}\right)$$

Where:

P_D = Maximum power dissipation of TLV230x IC (watts)

T_{MAX} = Absolute maximum junction temperature (150°C)


 T_A = Free-ambient air temperature (°C)

 $\theta_{JA} = \theta_{JC} + \theta_{CA}$

 θ_{JC} = Thermal coefficient from junction to case

 θ_{CA} = Thermal coefficient from case to ambient air (°C/W)

MAXIMUM POWER DISSIPATION vs FREE-AIR TEMPERATURE



NOTE A: Results are with no air flow and using JEDEC Standard Low-K test PCB.

Figure 37. Maximum Power Dissipation vs Free-Air Temperature

APPLICATION INFORMATION

amplifier macromodel information

Macromodel information provided was derived using Microsim $Parts^{TM}$ Release 8, the model generation software used with Microsim $PSpice^{TM}$. The Boyle macromodel (see Note 2) and subcircuit in Figure 38 are generated using the TLV230x typical electrical and operating characteristics at $T_A = 25^{\circ}C$. Using this information, output simulations of the following key parameters can be generated to a tolerance of 20% (in most cases):

- Maximum positive output voltage swing
- Maximum negative output voltage swing
- Slew rate
- Quiescent power dissipation
- Input bias current
- Open-loop voltage amplification

- Unity-gain frequency
- Common-mode rejection ratio
- Phase margin
- DC output resistance
- AC output resistance
- Short-circuit output current limit

NOTE 3: G. R. Boyle, B. M. Cohn, D. O. Pederson, and J. E. Solomon, "Macromodeling of Integrated Circuit Operational Amplifiers", *IEEE Journal of Solid-State Circuits*, SC-9, 353 (1974).




Figure 38. Boyle Macromodels and Subcircuit

PSpice and Parts are trademarks of MicroSim Corporation.




MECHANICAL DATA

D (R-PDSO-G**)

14 PIN SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).


B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).

MECHANICAL INFORMATION

DGK (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-187




MECHANICAL INFORMATION

N (R-PDIP-T**)

16 PINS SHOWN

PLASTIC DUAL-IN-LINE PACKAGE




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 (20-pin package is shorter than MS-001).

MECHANICAL INFORMATION

P (R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).


B. This drawing is subject to change without notice.

C. Falls within JEDEC MS-001

MECHANICAL INFORMATION

PW (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated