CMOS 4-bit Microcontroller


TMP47P186M / TMP47P187M


The TMP47P186M/187M is a system evaluation LSI with a built-in 1K-byte E²PROM as ROM. Like the MBM28C64, The TMP47P186M/187M can write / verify data using a PROM writer connection adaptor socket.

The TMP47P186M/187M is pin-compatible with mask ROM product TMP47E186M/187M. Writing a program to the built-in E2PROM enables the TMP47P186M/187M to operate the same as TMP47E186M/187M.

Part No.	ROM	RAM	E ² PROM	Package	Adaptor socket	Oscillator
TMP47P186M	E ² PROM	64 × 4 bit	16 v 0 hit	COD16 D 200 1 27	DN41114	CR oscillator
TMP47P187M	1024 × 8 bit	04 X 4 DIT	16 × 8 bit	SOP16-P-300-1.27	BM11114	crystal/ceramic oscillator

PIN ASSIGNMENT (TOP VIEW)





980901EBP1

For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance/Handling Precautions.

TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.

The products described in this document are subject to foreign exchange and foreign trade laws.

The information contained herein is presented only as a quide for the applications of our products. No responsibility

The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.

The information contained herein is subject to change without notice.

PIN FUNCTIONS

The TMP47P186M/187M supports MCU and E²PROM modes.

(1) MCU mode Pin-compatible with TMP47E186M/187M.

(2) E²PROM mode

PIN NAME	Input / Output	FUNCTION	PIN NAME (IN MCU MODE)
A10 to A8			R42 to R40 *1
A7 to A4	Input	Inputs program memory addresses.	R53 to R50 *1
A3 to A0			R43 to R40 *1
I/O7 to I/O4	la sort / Outract		R53 to R50 *1
I/O3 to I/O0	Input / Output	Inputs / outputs program memory data.	R43 to R40 *1
ŌĒ		Inputs output enable signal.	R80
WE	Input	Inputs write enable signal.	R81
CE		Inputs chip enable signal.	HOLD (MODE) *2
CLOCK *3	Input	Oscillator connecting pin	XIN
DIDS *3	Input	Inputs address input timing control signal.	хоит
vcc		+ 5 V (or other voltage)	VDD
vss	Power supply	0 V (GND)	vss

*1 R43 to R40 and R53 to R50 are used in time sharing mode for input of program memory address and program memory data.

The MODE signal is processed by the adaptor socket. The MODE signal, not the CE signal, is input to the

HOLD pin.

Generated by the adaptor socket.

OPERATION

The following sections describe the configuration and operation of TMP47P186M/187M hardware. The TMP47P186M/187M uses the mask ROM built into TMP47E186M/187M as E²PROM. In every other respect, TMP47P186M/187M configuration and functions are identical to those of TMP47E186M/187M.

1. Operation modes

The TMP47P186M/187M supports MCU and E²PROM modes.

Pin	XIN	XOUT	R80		
мси	Oscillator o	connected.	*	[L :	0 V)
E ² PROM	Clock input	L	Н	H : * :	don't care

Table 1 Operating Mode Setting

1.1 MCU Mode

Operation in MCU mode is the same as that of TMP47E186M/187M.

1.1.1 Program Memory

The program area is the same as that of TMP47E186M/187M.




Figure 1.1.1 Program Area

1.1.2 Data Memory

The TMP47P186M/187M incorporates a 64 x 4-bit data memory (RAM, equivalent to TMP47E186M/187M).

1.1.3 Pin I/O Circuit

The pin I/O circuit is the same as that of TMP47E186M/187M.

1.2 E²PROM mode

When reset ($\overline{\text{RESET}}$ pin = low), fixing to XOUT pin = low and R80 pin = high, inputting clock to XIN, and setting the $\overline{\text{RESET}}$ pin to high enters E2PROM mode. In E2PROM mode, programs can be written or verified in E2PROM (1024 × 8bit) using the general-purpose PROM writer. (Set ROM type to MBM28C64 equivalence.)

1.2.1 Operating Modes in E²PROM Mode

Pin Mode	CE	ŌĒ	WE	I/O A		Operating state	
Read Data				D _{OUT}		Operating	
Data polling	L	L	Н	O7 = I7, O0 to I6 = Hi-Z	Address	Writing	
Standby	Н	*	*			Standby	
Output disable	L	Н	Н	Hi-Z	*	Operating	
Write (single byte)	L	Н	L	D _{IN}	Address	Writing	
Write inhibit (No.1)	*	L	*				
Write inhibit (No.2)	*	*	Н	Н		_	
Write (all-byte)				all "L"			
Batch Chip erase	L	HV	L	all "H"	*	Writing	
Security program				"FE _H "			

L : 0
H :: 5 V
HV : 12 to 15 V
Hi-Z : High impedance
D_{IN} : Data input
D_{OUT} : Data output
* : don 't care

Table 1.2.1 Operating Mode Settings (In E²PROM mode)

1.2.1.1 Read Mode ($\overline{CE} = \overline{OE} = L$, $\overline{WE} = H$)

Setting the $\overline{\text{CE}}$ and $\overline{\text{OE}}$ pins to low level and the $\overline{\text{WE}}$ pin to high level enters read mode. Read mode has two functions: a data function to read internal data and a data polling function to detect termination of data write.

(1) Data function (Read data during normal operation)
When data are read during normal operation (except writing), the data at addresses specified by pins A0 to A12 are output to the I/O pins.

(2) Data polling function (Read data while writing data)

When data are read while writing data, the data being written (17) are output in inverted form to I/O pin 7. I/O pins 0 to 6 become high impedance.

This function enables detection of the termination of data write without using any additional external circuits.

Setting the $\overline{\text{CE}}$ or $\overline{\text{OE}}$ pin to high level sets the internal data bus and I/O pin to high impedance.

1.2.1.2 Standby Mode ($\overline{\text{CE}} = H$)

Setting the $\overline{\text{CE}}$ pin to high level enters standby mode. This mode disables the E²PROM and sets the I/O pins to high level.

1.2.1.3 Output Disable Mode ($\overline{CE} = L$, $\overline{OE} = \overline{WE} = H$)

Setting the $\overline{\text{CE}}$ pin to low level and the $\overline{\text{OE}}$ and WE pins to high level enters output disable mode. In this mode, E²PROM operates but the I/O ports are at high impedance.

1.2.1.4 Write (Single Byte) Mode ($\overline{CE} = \overline{WE} = L$, $\overline{OE} = H$)

Setting the $\overline{\text{CE}}$ and $\overline{\text{WE}}$ pins to low level and the $\overline{\text{OE}}$ pin to high level enters write (single byte) mode. In this mode, only a single byte of the I/O pin data is written to the address specified by pins A0 to A12. Address input is latched at the falling edge of pin $\overline{\text{CE}}$ or $\overline{\text{WE}}$. Conversely, data input is latched at the rising edge of pin $\overline{\text{CE}}$ or $\overline{\text{WE}}$. Therefore, there is no need to save the address or data during write. The write timing is determined by the timing for setting the $\overline{\text{CE}}$ or $\overline{\text{WE}}$ pin to low level ($\overline{\text{CE}}$ control or $\overline{\text{WE}}$ control).

(1) \overline{CE} control

When the \overline{OE} pin at high level and the \overline{WE} pin at low level, set the \overline{CE} pin to low level (data write at $\overline{CE} = L$).

(2) WE control

When the OE pin at high level and the \overline{CE} pin at low level, set the \overline{WE} pin to low level (data write at \overline{WE} = L).

1.2.1.5 Write Inhibit Mode (No.1: $\overline{OE} = L$, No.2: $\overline{WE} = H$)

Setting the \overline{OE} pin to low level enters write inhibit No.1 mode. Setting the \overline{WE} pin to high level enters write inhibit No.2 mode. Data are not written in either of the write inhibit modes.

1.2.1.6 Batch Mode ($\overline{CE} = \overline{WE} = L$, $\overline{OE} = HV$)

Setting the $\overline{\text{CE}}$ and $\overline{\text{WE}}$ pins to low level, and the $\overline{\text{OE}}$ pin to high voltage (12 to 15 V) enters batch mode. Batch mode includes three functions: write (all-byte) function, chip erase function, which simultaneously erases all bytes, and security program function, which maintains data confidentiality by preventing data from being read after they are written.

- (1) Write (all-byte) function (I/O 0 to 7 = L)
 In batch mode, setting all the I/O pins to low level and applying a low pulse to the WE pin writes all bytes at a time.
- (2) Chip erase function (I/O 0 to 7 = H)
 In batch mode, setting all the I/O pins to high level and applying a low pulse to the WE pin erases all bytes at a time.
- (3) Security program function (I/O 0 to 7 = FE H)
 In batch mode, applying a low pulse to the WE pin while outputting FEH to the I/O pins disables subsequent data reads. After security program execution, only the chip erase function can be used.
 This function preserves data confidentiality.

1.2.2 E²PROM Data Protection

E²PROM has no data protection. To access the E²PROM, set the registers of E²PROM by the instruction. If TMP47E186M/187M is operated out of the guaranteed range, data in the E²PROM may be changed by the runaways of the CPU. Under the condition out of the guaranteed range, such as power on or power off, please use the power-on-reset circuit and reset IC to reset the MCU certainly.

- 1. After power on, keep active Reset until Vcc stabilized.
- 2. Do not power off during E²PROM access.

ELECTRICAL CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS

 $(V_{SS} = 0 V)$

PARAMETER	SYMBOL	PINS	SPECIFICATION	UNIT
Supply voltage	V _{DD}		- 0.3 to 6.5	>
Input voltage	V _{IN}		- 0.3 to V _{DD} + 0.3	>
Output voltage	V _{OUT}		- 0.3 to V _{DD} + 0.3	٧
Output current (per pin)	V _{OUT1}		3	mA
Output current (total for all pins)	ΣΙ _{ΟUT2}		12	mA
Power dissipation	PD		88	mW
Soldering temperature (time)	Tsld		260 (10 s)	°C
Storage temperature	Tstg		– 55 to 125	°C
Operating temperature	T _{OPR}		– 40 to 85	°C

RECOMMENDED OPERATING CONDITIONS

 $(V_{SS} = 0 \text{ V}, \text{ Topr} = -40 \text{ to } 85 \text{ °C})$

PARAMETER	SYMBOL		PINS	COND	DITIONS	Min.	Max.	UNIT	
				Crystal *1	fc = 6.0 MHz	4.5	5.5		
Supply voltage			In the normal	ceramic	fc = 4.2 MHz	2.7			
	V _{DD}		mode	CR *2	fc = 2.5 MHz	2.2	3.4	v	
				CR	fc = 1 MHz	2.0			
			In the hold mode	_	_	2.0	5.5		
	V _{IH1}	Except	hysteresis input			$V_{DD} \times 0.7$			
Input high voltage	V _{IH2}	Hysteresis input		$V_{DD} \ge 4.5 V$		$V_{DD} \times 0.75$	V _{DD}	V	
	V _{IH3}			V _{DD} < 4.5 V		$V_{DD} \times 0.9$			
	V _{IL1}	Except hysteresis input Hysteresis input		$V_{DD} \ge 4.5 V$			V _{DD} × 0.3		
Input low voltage	V _{IL2}					0	V _{DD} × 0.25	v	
	V _{IL3}			V _{DD} < 4.5 V			V _{DD} × 0.1		
				V _{DD} = 4.5 to 5.5 V			6.0		
Clock frequency	 			V _{DD} = 2.7 to 5.5 V			4.2	MHz	
	equency fc XIN, XOUT		OUT	V _{DD} = 2.2 to 5.5 V (CR)		0.4	2.5		
				V _{DD} = 2.0 to 5.5 V (CR)			1.0		

*1:TMP47P187M

*2:TMP47P186M

DC CHARACTERISTICS

 $(V_{SS} = 0 \text{ V}, \text{ Topr} = -40 \text{ to } 85 ^{\circ}\text{C})$

Parameter	Symbol	Pin	Condition	Min.	Тур.	Max.	Unit
Hysteresis voltage	V _{HS}	Hysteresis input		_	0.7	_	V
Input current	I _{IN1}	RESET, HOLD	$V_{DD} = 5.5 \text{ V}, V_{IN} = 5.5 \text{ V}/0 \text{ V}$	_	_	± 2	μΑ
Input resistance	R _{IN}	RESET		100	220	450	kΩ
High-level output	V _{OH}	Push-pull output portH	VDD = 4.5 V, IOH = - 1.6 mA	2.4	-	_	
current			VDD = 2.2 V, IOH = -20 μA	2.0	_	_	V
Low-level output	V _{OL}	Excluding XOUT	VDD = 4.5 V, IOL = 1.6 mA	_	_	0.4	
voltage			VDD = 2.2 V, IOL = 20 μA	_	_	0.1	V
Power supply current	I _{DD}	Except for E ² PROM Erase / write	V _{DD} = 5.5 V, fc = 4 MHz	_	2	4	
at normal operation			V _{DD} = 3.0 V, fc = 4 MHz	_	1	2	
			V _{DD} = 3.0 V, fc = 400 kHz	_	0.5	1	mA
		During E ² PROM Erase / write	V _{DD} = 5.5 V, fc = 4 MHz	-	5	7	
Power supply current	I _{DDH}		V _{DD} = 5.5 V	_	0.5	10	
in hold mode			V _{DD} = 3.0 V	_	0.3	1	μA

Note 1 : Typ. values are for when Topr = 25 °C, V_{DD} = 5 V.

Note 2 : Input current: IIN1 excludes current due to built-in pull-up resistors. Note 3 : $VIN = 5.3 \text{ V}/0.2 \text{ V} (V_{DD} = 5 \text{ V}) \text{ or } VIN = 2.8 \text{ V}/0.2 \text{ V} (V_{DD} = 3.0 \text{ V})$

Data (16 × 8 bit) E²PROM CHARACTERISTICS

($V_{SS} = 0 \text{ V}$, Topr = -40 to 85 °C)

PARAMETER	SYMBOL	CONDITIONS		UNIT
Programming time	t _{PW}		4.1 (Typ.)	ms
Erase time	t _{EW}		4.1 (Typ.)	
Number of overwrites		$Topr = T_H, V_{DD} = 5 V$	10 ⁴ (Min.)	Cycle
Data hold characteristics		After overwriting 10 ⁴ times, Ta = 55 °C.	10 (Min.)	Year

AC CHARACTERISTICS


 $(V_{SS} = 0V, Topr = -40 to 85 °C)$

Parameter	Symbol	Condition		Min.	Тур.	Max.	Unit
			V _{DD} = 4.5 to 5.5 V	1.3			
Instruction cycle time	tar		V _{DD} = 2.7 to 5.5 V	1.9			
	tcy		VDD = 2.2 to 5.5 V	3.2	_	20	μS
			VDD = 2.0 to 5.5 V	8.0			
High lovel alock molecusistik	+		V _{DD} ≧ 2.7 V	80			
High-level clock pulse width	t _{WCH}	External clock	V _{DD} <2.7 V	160			ns
Lave lavel also de soules outste	ture	(XIN input)	V _{DD} ≧ 2.7 V	80	_	_	115
Low-level clock pulse width	t _{WCL}		V _{DD} <2.7 V	160			
Shift data storage time	t _{SDH}			0.5tcyc – 300	-	-	ns

Note: Shift data hold time:

PSCK, PSO pin, External circuit

Serial port (end of transmission)



RECOMMENDED OSCILLATION CONDITIONS

 $(V_{SS} = 0 \text{ V}, V_{DD} = 4.5 \text{ to } 5.5 \text{ V}, Topr = -40 \text{ to } 85 ^{\circ}\text{C})$

Same as those for TMP47E186M/187M.

CAUTIONS

TMP47E186M/187M and TMP47P186M/187M are covered by a patent agreement between Toshiba Corporation and Bull CP8. These products cannot be used with IC cards and other portable devices (as defined below).

"PORTABLE DEVICE"

- (I) A portable piece of equipment with a length or breadth ±10 mm, and a thickness ±3 mm of the dimensions defined under ISO standard 7816, or
- (II) A portable device conforming to the electrical connection layout and shape specified under ISO standard 7816, part 2, or
- (III) A portable and pocket-size device for the identification of the carrier of the device or of the device itself, and for the accumulation of information relating to the carrier of the device or the device itself.