TLV1578 DA PACKAGE

#### features

- Fast Throughput Rate: 1.25 MSPS at 5 V, 625 KSPS at 3 V
- Wide Analog Input: 0 V to AV<sub>DD</sub>
- Differential Nonlinearity Error: < ± 1 LSB
- Integral Nonlinearity Error: < ± 1 LSB</li>
- 8-to-1 Analog MUX TLV1578
- Internal OSC
- Single 2.7-V to 5.5-V Supply Operation
- Low Power: 12 mW at 3 V and 35 mW at 5 V
- Auto Power Down of 1 mA Max
- Software Power Down: 10 µA Max
- Hardware Configurable
- DSP and Microcontroller Compatible Parallel Interface
- Binary/Twos Complement Output
- Hardware Controlled Extended Sampling
- Channel Sweep Mode Operation and Channel Select
- Hardware or Software Start of Conversion

#### applications

- Mass Storage and HDD
- Automotive
- Digital Servos
- Process Control
- General-Purpose DSP
- Image Sensor Processing



The TLV1571/1578 is a 10-bit data acquisition system that combines an 8-channel input multiplexer (MUX), a high-speed 10-bit ADC, and a parallel interface. The device contains two on-chip control registers allowing control of channel selection, software conversion start, and power down via the bidirectional parallel port. The control registers can be set to a default mode by applying a dummy RD signal when WR is tied low. This allows the TLV1571/1578 to be configured by hardware. The MUX is independently accessible. This allows the user to insert a signal conditioning circuit such as an antialiasing filter or an amplifier, if required, between the MUX and the ADC. Therefore, one signal conditioning circuit can be used for all eight channels. The TLV1571 is a single channel analog input device with all the same functions as the TLV1578.


The TLV1571/TLV1578 operates from a single 2.7-V to 5.5-V power supply. It accepts an analog input range from 0 V to AV<sub>DD</sub> and digitizes the input at a maximum 1.25 MSPS throughput rate at 5 V. The power dissipations are only 12 mW with a 3-V supply or 35 mW with a 5-V supply. The device features an auto power-down mode that automatically powers down to 1 mA 50 ns after conversion is performed. In software power-down mode, the ADC is further powered down to only 10  $\mu$ A.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.







# TLV1571, TLV1578 2.7 V TO 5.5 V, 1-/8-CHANNEL, 10-BIT, PARALLEL ANALOG-TO-DIGITAL CONVERTERS


SLAS170D - MARCH 1999 - REVISED JULY 2000

#### description (continued)

Very high throughput rate, simple parallel interface, and low power consumption make the TLV1571/TLV1578 an ideal choice for high-speed digital signal processing requiring multiple analog inputs.

AVAILABLE OPTIONS						
	PACKAGE					
ТА	32 TSSOP (DA)	24 SOP (DW)	24 TSSOP (PW)			
0°C to 70°C	TLV1578CDA	TLV1571CDW	TLV1571CPW			
-40°C to 85°C	TLV1578IDA	TLV1571IDW	TLV1571IPW			

# functional block diagram – TLV1571/78





# Terminal Functions

т	ERMINAL			
NAME	NAME NO.		I/O	DESCRIPTION
NAME	TLV1571	TLV1578		
AGND	21	25		Analog ground
AIN	23	27	I	ADC analog input (used as single analog input channel for TLV1571)
AV <sub>DD</sub>	22	26		Analog supply voltage, 2.7 V to 5.5 V
CH0 – CH7	-	1–4, 29–32	I	Analog input channels
CLK	4	8	I	External clock input
CS	1	5	Ι	Chip select. A logic low on $\overline{\text{CS}}$ enables the TLV1571/TLV1578.
CSTART	18	22	I	Hardware sample and conversion start input. The falling edge of CSTART starts sampling and the rising edge of CSTART starts conversion.
DGND	5	9		Digital ground
DV <sub>DD</sub>	6	10		Digital supply voltage, 2.7 V to 5.5 V
D0 – D7	8–12, 13–15	12–16, 17–19	I/O	Bidirectional 3-state data bus
D8/A0	16	20	I/O	Bidirectional 3-state data bus. D8/A0 along with D9/A1 is used as address lines to access CR0 and CR1 for initialization.
D9/A1	17	21	I/O	Bidirectional 3-state data bus. D9/A1 along with D8/A0 is used as address lines to access CR0 and CR1 for initialization.
INT/EOC	7	11	0	End-of-conversion/interrupt
МО	1	28	0	On-chip MUX analog output
NC	24			Not connected
RD	3	7	1	Read data. A falling edge on RD enables a read operation on the data bus when CS is low.
REFM	20	24	I	Lower reference voltage (nominally ground). REFM must be supplied or REFM pin must be grounded.
REFP	19	23	I	Upper reference voltage (nominally AV <sub>DD</sub> ). The maximum input voltage range is determined by the difference between the voltage applied to REFP and REFM.
WR	2	6	I	Write data. A rising edge on the $\overline{WR}$ latches in configuration data when $\overline{CS}$ is low. When using software conversion start, a rising edge on $\overline{WR}$ also initiates an internal sampling start pulse. When $\overline{WR}$ is tied to ground, the ADC in nonprogrammable (hardware configuration mode).



SLAS170D –MARCH 1999 – REVISED J

#### detailed description




Figure 1. Analog-to-Digital SAR Converter

The TLV1571/78 is a successive-approximation ADC utilizing a charge redistribution DAC. Figure 1 shows a simplified version of the ADC.

The sampling capacitor acquires the signal on AIN during the sampling period. When the conversion process starts, the SAR control logic and charge redistribution DAC are used to add and subtract fixed amounts of charge from the sampling capacitor to bring the comparator into a balanced condition. When the comparator is balanced, the conversion is complete and the ADC output code is generated.

#### sampling frequency, fs

The TLV1571/TLV1578 requires 16 CLKs for each conversion, (assuming the read cycle takes 1 CLK). The equivalent maximum sampling frequency achievable with a given CLK frequency is:

 $f_{s(max)} = (1/17) f_{CLK}$ 

The TLV1571 and TLV1578 are software configurable. The first two MSB bits, D(9,8) are used to address which register to set. The rest of the eight bits are used as control data bits. There are two control registers, CR0 and CR1, that are user configurable. All of the register bits are written to the control register during write cycles. A description of the control registers is shown in Figure 2.



# detailed description (continued)

control registers

A	1	A0	D7	D6	D5	D4	D3	D2	D1	D0

		ister Zero (C										
A(1:0)=00	D7	D6	D5	D4	D3	D2		01	D0			
	STARTSEL	PROGEOC	CLKSEL	SWPWDN	MODESEL		CHSE	EL(2–0)	Т			
						\	~~~					
	0: HARDWARE START	0: INT	0: Internal	0: NORMAL	0: Single	D(2-0)		Single Input	Channels Swept			
	(CSTART)	1:	Clock	Clock	Clock	Clock	1:	Channel 1:	0h		0	0,1
	1:	EOC	1:	Power Down	Sweep Mode	1h		1	0,1,2,3			
	SOFTWARE START		External Clock			2h		2	0,1,2,3,4,5,			
L				I		3h		3	0,1,2,3,4,5,6,7			
						4h		4	N/A			
						5h		5	N/A			
						6h		6	N/A			
						7h		7	N/A			
	Control Reg	istor One (Cl	24)									
	0		<b>NI</b> )									
A(1.0)=01	D7‡	D6	D5‡	D4‡	D3	D2	D		D0			
A(1:0)=01				D4 <sup>‡</sup> 0 Reserved	-	D2 READREG	D <sup>.</sup> STES		D0 STEST0			
A(1:0)=01	D7‡	D6	D5‡		-							
A(1:0)=01	D7‡ RESERVED 0: Reserved	D6 OSCSPD 0: INT. OSC.	D5‡ 0 Reserved 0: Reserved	0 Reserved 0: Reserved	-	READREG 0: Enable Self		ST1	STEST0			
<u>A(1:0)=01</u>	D7‡ RESERVED 0: Reserved Bit Always	D6 OSCSPD 0: INT. OSC. SLOW 1:	D5 <sup>‡</sup> 0 Reserved 0: Reserved Bit Always	0 Reserved 0: Reserved Bit, Always	OUTCODE 0: Binary	READREG 0: Enable Self Test 1:	STES	ST1 (1–0)	STEST0			
<u>A(1:0)=01</u>	D7 <sup>‡</sup> RESERVED 0: Reserved Bit	D6 OSCSPD 0: INT. OSC. SLOW	D5 <sup>‡</sup> 0 Reserved 0: Reserved Bit	0 Reserved 0: Reserved Bit,	OUTCODE 0: Binary 1: 2s	READREG 0: Enable Self Test 1: Enable Register	STES	ST1 (1–0)	STEST0 IF READREG = 0 ACTION Output = CONVERSION resul Output = SELF TEST 1 resul			
<u>A(1:0)=01</u>	D7‡ RESERVED 0: Reserved Bit Always	D6 OSCSPD INT. OSC. SLOW 1: INT. OSC.	D5 <sup>‡</sup> 0 Reserved 0: Reserved Bit Always	0 Reserved 0: Reserved Bit, Always	OUTCODE 0: Binary 1:	READREG 0: Enable Self Test 1: Enable	STES	ST1 (1–0) 1	STEST0 IF READREG = 0 ACTION Output = CONVERSION resul Output = SELF TEST 1 resul Output = SELF TEST 2 result			
<u>A(1:0)=01</u>	D7‡ RESERVED 0: Reserved Bit Always	D6 OSCSPD INT. OSC. SLOW 1: INT. OSC.	D5 <sup>‡</sup> 0 Reserved 0: Reserved Bit Always	0 Reserved 0: Reserved Bit, Always	OUTCODE 0: Binary 1: 2s	READREG 0: Enable Self Test 1: Enable Register	STES CR1.( Oh	ST1 (1-0) 1 1	STEST0 IF READREG = 0 ACTION Output = CONVERSION resul Output = SELF TEST 1 resul Output = SELF TEST 2 resul Output =			
<u>A(1:0)=01</u>	D7‡ RESERVED 0: Reserved Bit Always	D6 OSCSPD INT. OSC. SLOW 1: INT. OSC.	D5 <sup>‡</sup> 0 Reserved 0: Reserved Bit Always	0 Reserved 0: Reserved Bit, Always	OUTCODE 0: Binary 1: 2s	READREG 0: Enable Self Test 1: Enable Register	STES CR1.( 0h 1h 2h	ST1 (1–0) 1 1	STEST0 IF READREG = 0 ACTION Output = CONVERSION resul Output = SELF TEST 1 resul Output = SELF TEST 2 result			
<u>A(1:0)=01</u>	D7‡ RESERVED 0: Reserved Bit Always	D6 OSCSPD INT. OSC. SLOW 1: INT. OSC.	D5 <sup>‡</sup> 0 Reserved 0: Reserved Bit Always	0 Reserved 0: Reserved Bit, Always	OUTCODE 0: Binary 1: 2s	READREG 0: Enable Self Test 1: Enable Register	STES CR1.( 0h 1h 2h 3h	ST1 (1-0) 1 1 1	STEST0 IF READREG = 0 ACTION Output = CONVERSION resul Output = SELF TEST 1 resul Output = SELF TEST 2 resul Output = SELF TEST 3 resul IF READREG = 1 Output Contents o CR0			
<u>A(1:0)=01</u>	D7‡ RESERVED 0: Reserved Bit Always	D6 OSCSPD INT. OSC. SLOW 1: INT. OSC.	D5 <sup>‡</sup> 0 Reserved 0: Reserved Bit Always	0 Reserved 0: Reserved Bit, Always	OUTCODE 0: Binary 1: 2s	READREG 0: Enable Self Test 1: Enable Register	STES CR1.( Oh 1h 2h 3h 0h	ST1 (1-0) 1 1 1	STEST0 IF READREG = 0 ACTION Output = CONVERSION resul Output = SELF TEST 1 resul Output = SELF TEST 2 resul Output = SELF TEST 3 resul IF READREG = 1 Output Contents of CR0 Output Contents o			

<sup>†</sup> Don't care for TLV1571

<sup>‡</sup>When in read back mode, the values read from the control register reserved bits are don't care.

Figure 2. Input Data Format



#### detailed description (continued)

#### hardware configuration option

The TLV1571/TLV1578 can configure itself. This option is enabled when the  $\overline{WR}$  pin is tied to ground and a dummy RD signal is applied. The ADC is now fully configured. Zeros or default values are applied to both control registers. The ADC is configured ideally for 3-V operation, which means the internal OSC is set at 10 MHz, single channel input mode, and hardware start of conversion using CSTART.

#### ADC conversion modes

The TLV1571/TLV1578 provides two conversion modes and two start of conversion modes. In single channel input mode, a single channel is continuously sampled and converted. In sweep mode (only available for the TLV1578), a predetermined set of channels is continuously sampled and converted. Table 1 explains these modes in more detail.

MODES	START OF CONVER- SION	OPERATION	COMMENT-SET BITS CR0.D(2-0) FOR INPUT
Single Channel Input <sup>†</sup> CR0.D3 = 0 CR1.D7 = 0	Hardware Start (CSTART) CR0.D7 = 0	<ul> <li>Repeated conversions from a selected channel</li> <li>CSTART falling edge to start sampling</li> <li>CSTART rising edge to start conversion</li> <li>If in INT mode, one INT pulse generated after each conversion</li> <li>If in EOC mode, EOC will go high to low at start of conversion, and return high at end of conversion.</li> </ul>	CSTART rising edge must be applied a minimum of 5 ns before or after CLK rising edge.
	Software Start CR0.D7 = 1	<ul> <li>Repeated conversions from a selected channel</li> <li>WR rising edge to start sampling initially. Thereafter, sampling occurs at the rising edge of RD.</li> <li>Conversion begins after 6 clocks after sampling has begun. Thereafter, if in INT mode, one INT pulse is generated after each conversion</li> <li>If in EOC mode, EOC will go high to low at start of conversion and return high at end of conversion.</li> </ul>	With external clock, WR and RD rising edge must be a minimum 5 ns before or after CLK rising edge.
Channel Sweep CR0.D3 = 1 CR1.D7 = 0	Hardware Start (CSTART) CR0.D7 = 0	<ul> <li>One conversion per channel from a predetermined sequence of channels</li> <li>CSTART falling edge to start sampling</li> <li>CSTART rising edge to start conversion</li> <li>If in INT mode, one INT pulse generated after each conversion</li> <li>If in EOC mode, EOC will go high to low at start of conversion, and return high at end of conversion.</li> </ul>	CSTART rising edge must be applied a minimum of 5 ns before or after CLK rising edge.
	Software Start CR0.D7 = 1	<ul> <li>One conversion per channel from a sequence of channels</li> <li>WR rising edge to start sampling</li> <li>ADC proceeds to sample next channel at rising edge of RD. Conversion begins after 6 clocks and lasts 10 clocks</li> <li>If in INT mode, one INT pulse generated after each conversion</li> <li>If in EOC mode, EOC will go high to low at start of conversion and return high at end of conversion.</li> </ul>	With external clock, WR and RD rising edge must be a minimum 5 ns before or after CLK rising edge.

#### **Table 1. Conversion Modes**

<sup>†</sup> Single channel input mode repeatedly samples and converts from the channel until WR is applied.



#### detailed description (continued)

#### configure the device

The device can be configured by writing to control registers CR0 and CR1.

#### Table 2. TLV1571/TLV1578 Programming Examples

REGISTER	INDEX		D7	De	D5	D4	D3	D2	D1	D0	COMMENT
REGISTER	D9	D8	07	D6 D5 D4 D3 D2 D1		DU	COMMENT				
EXAMPLE1		_	_		-	-		-			
CR0	0	0	0	0	0	0	0	0	0	0	Single channel
CR1	0	1	0	0	0	0	0	1	0	0	Single Input
EXAMPLE2											-
CR0	0	0	0	1	1	0	1	0	1	1	Sweep mode
CR1	0	1	0	0	0	0	1	1	0	0	2s complement output

#### register read back

Control data written to the TLV1571/78 can be read back from the control registers CR0 and CR1. See Figure 2.

NOTE:

Data read out of CR1 reserved bits is don't care.

#### power down

The TLV1571/TLV1578 offers two power down modes, auto power down and software power down. This device will automatically proceed to auto power-down mode if  $\overline{RD}$  is not present one clock after conversion. Software power down is controlled directly by the user by pulling  $\overline{CS}$  to  $DV_{DD}$ .

PARAMETERS/MODES	AUTO POWER DOWN	SOFTWARE POWER DOWN (CS = DV <sub>DD</sub> )
Maximum power down dissipation current	1 mA	10 µA
Comparator	Power down	Power down
Clock buffer	Power down	Power down
Reference	Active	Power down
Control registers	Saved	Saved
Minimum power down time	1 CLK	2 CLK
Minimum resume time	1 CLK	2 CLK

#### Table 3. Power Down Modes

#### self-test modes

The TLV1571/TLV1578 provides three self test modes. These modes can be used to check whether the ADC itself is working properly without having to supply an external signal. There are three tests that are controlled by writing to CR1(D1,D0) (see Table 4).

#### Table 4. Self Tests

CR1(D1,D0)	SELF TEST VOLTAGE APPLIED	DIGITAL OUTPUT
0h	Normal, no self test applied	N/A
1h	VREFM applied to ADC input internally	000h
2h	(VREFP–VREFM)/2 applied to ADC input internally	200h
3h	VIN = VREFP applied to ADC input internally	3FFh




#### detailed description (continued)

#### reference voltage input

The TLV1571/TLV1578 has two reference input pins: REFP and REFM. The voltage levels applied to these pins establish the upper and lower limits of the analog inputs to produce a full-scale and zero-scale reading respectively. The values of REFP, REFM, and the analog input should not exceed the positive supply or be less than GND consistent with the specified absolute maximum ratings. The digital output is at full scale when the input signal is equal to or higher than REFP and is at zero when the input signal is equal to or lower than REFM.

#### sampling/conversion

All sampling, conversion, and data output in the device are started by a trigger. This could be the  $\overline{RD}$ ,  $\overline{WR}$ , or CSTART signal depending on the mode of conversion and configuration. The rising edge of RD, WR, and CSTART signal are extremely important, since they are used to start the conversion. These edges need to stay close to the rising edge of the external clock (if external clock is used as source of conversion clock). The minimum setup and hold time with respect to the rising edge of the external clock should be 5 ns minimum. When the internal clock is used, this is not an issue since these two edges will start the internal clock automatically. Therefore, the setup time is always met. Software controlled sampling lasts 6 clock cycles. This is done via the CLK input or the internal oscillator if enabled. The input clock frequency can be 1 MHz to 20 MHz, translating into a sampling time from 0.6 us to 0.3 us. The internal oscillator frequency is 9 MHz minimum (oscillator frequency is between 9 MHz to 22 MHz), translating into a sampling time from 0.6 µs to 0.3 µs. Conversion begins immediately after sampling and lasts 10 clock cycles. This is again done using the external clock input (1 MHz-20 MHz) or the internal oscillator (9 MHz minimum) if enabled. Hardware controlled sampling, via CSTART, begins on falling CSTART lasts the length of the active CSTART signal. This allows more control over the sampling time, which is useful when sampling sources with large output impedances. On rising CSTART, conversion begins. Conversion in hardware controlled mode also lasts 10 clock cycles. This is done using the external clock input (1 MHz-20 MHz) or the internal oscillator (9 MHz minimum) as is the case in software controlled mode.



NOTE:  $t_{SU}$  = setup time,  $t_h$  = hold time





#### start of conversion mechanism

There are two ways to convert data: hardware and software. In the hardware conversion mode the ADC begins sampling at the falling edge of CSTART and begins conversion at the rising edge of CSTART. Software start mode ADC samples for 6 clocks, then conversion occurs for ten clocks. The total sampling and conversion process lasts only 16 clocks in this case. If RD is not detected during the next clock cycle, the ADC automatically proceeds to a power-down state. Data is valid on the rising edge of INT in both conversion modes.


#### hardware CSTART conversion


#### external clock

With  $\overline{CS}$  low and  $\overline{WR}$  low, data is written into the ADC. The sampling begins at the falling edge of  $\overline{CSTART}$  and conversion begins at the rising edge of  $\overline{CSTART}$ . At the end of conversion, EOC goes from low to high, telling the host that conversion is ready to be read out. The external clock is active and is used as the reference at all times. With this mode, it is required that  $\overline{CSTART}$  is not applied at the rising edge of the clock (see Figure 4).



start of conversion mechanism (continued)










Figure 4. Multichannel Input Mode Conversion – Hardware CSTART, External Clock

#### internal clock

In single channel input mode, with  $\overline{CS}$  low and  $\overline{WR}$  low, data is written into the ADC. The sampling begins at the falling edge of  $\overline{CSTART}$ , and conversion begins at the rising edge of  $\overline{CSTART}$ . The internal clock turns on at the rising edge of  $\overline{CSTART}$ . The internal clock turns on at the rising edge of  $\overline{CSTART}$ . The internal clock turns on at the rising edge of  $\overline{CSTART}$ . The internal clock turns on at the rising edge of  $\overline{CSTART}$ . The internal clock turns on at the rising edge of  $\overline{CSTART}$ . The internal clock turns on at the rising edge of  $\overline{CSTART}$ . The internal clock is disabled after each conversion.




Figure 5. Multichannel Input Mode Conversion – Hardware CSTART, Internal Clock

TLV1571, TLV1578 2.7 V TO 5.5 V, 1-/8-CHANNEL, 10-BIT, PARALLEL ANALOG-TO-DIGITAL CONVERTERS SLASTTOD - MARCH 1999 - REVISED JULY 2000

POST OFFICE BOX 655303 DALLAS, TEXAS 75265

#### software START conversion

#### external clock

With CS low and WR low, data is written into the ADC. Sampling begins at the rising edge of WR. The conversion process begins 6 clocks after sampling begins. At the end of conversion, INT goes low telling the host that conversion is ready to be read out. EOC is low during the conversion and makes a high-to-low transition at the end of the conversion. The external clock is active and is used as the reference at all times. With this mode,  $\overline{WR}$  and  $\overline{RD}$  should not be applied at the rising edge of the clock (see Figure 3).

LV157

**FLV1578** 

0

im.

ANALOG-1

1-/8-CHANNEL, NALOG-TO-DIG

10-BIT, ITAL CONVERTERS





Figure 6. Multichannel Input Mode Conversion – Software Start, External Clock

#### software START conversion (continued)

#### internal clock

With  $\overline{CS}$  low and  $\overline{WR}$  low, data is written into the ADC. Sampling begins at the rising edge of  $\overline{WR}$ . Conversion begins 6 clocks after sampling begins. The internal clock begins at the rising edge of  $\overline{WR}$ . The internal clock is disabled after each conversion. Subsequent sampling begins at the rising edge of  $\overline{RD}$ .



PARALLEL ANALO

**○** <

G

CONVERT

2.7 V TO

5 5

)8-CHANN }ITAL COI

10-B

**FLV1571** 

**FLV1578** 

Figure 7. Multichannel Input Mode Conversion – Software Start, Internal Clock

POST OFFICE BOX 655303 DALLAS, TEXAS 75265

#### software START conversion (continued)

#### system clock source

The TLV1571/TLV1578 internally derives multiple clocks from the SYSCLK for different tasks. SYSCLK is used for most conversion subtasks. The source of SYSCLK is programmable via control register zero bit 5. The source of SYSCLK is changed at the rising edge of  $\overline{WR}$  of the cycle when CR0.D5 is programmed.

#### internal clock (CR0.D5 = 0, SYSCLK = internal OSC)

The TLV1571/TLV1578 has a built-in 10 MHz OSC. When the internal OSC is selected as the source of SYSCLK, the internal clock starts with a delay (one half of the OSC period max) after the falling edge of the conversion trigger (either WR, RD, or CSTART). The OSC speed can be set to  $10 \pm 1$  MHz or  $20 \pm 2$  MHz by setting register bit CR1.6.

#### external clock (CR0.D5 = 1, SYSCLK = external clock)

The TLV1571/TLV1578 is designed to accept an external clock input (CMOS/TTL logic) with frequencies from 1 MHz to 20 MHz.

#### host processor interface

The TLV1571/TLV1578 provides a generic high-speed parallel interface that is compatible with high-performance DSPs and general-purpose microprocessors. The interface includes D(0–9), INT/EOC, RD, and WR.

#### output format

The data output format is unipolar (code 0 to 1023) when the device is operated in single-ended input mode. The output code format can be either binary or twos complement by setting register bit CR1.D3.

#### power up and initialization

After power up, CS must be low to begin an I/O cycle. INT/EOC is initially high. The TLV1571/TLV1578 requires two write cycles to configure the two control registers. The first conversion after the device has returned from the power-down state may be invalid and should be disregarded.

#### definitions of specifications and terminology

#### integral nonlinearity

Integral nonlinearity refers to the deviation of each individual code from a line drawn from zero through full scale. The point used as zero occurs 1/2 LSB before the first code transition. The full-scale point is defined as level 1/2 LSB beyond the last code transition. The deviation is measured from the center of each particular code to the true straight line between these two points.

#### differential nonlinearity

An ideal ADC exhibits code transitions that are exactly 1 LSB apart. DNL is the deviation from this ideal value. A differential nonlinearity error of less than  $\pm 1$  LSB ensures no missing codes.

#### zero offset

The major carry transition should occur when the analog input is at zero volts. Zero error is defined as the deviation of the actual transition from that point.

#### gain error

The first code transition should occur at an analog value 1/2 LSB above negative full scale. The last transition should occur at an analog value 1 1/2 LSB below the nominal full scale. Gain error is the deviation of the actual difference between first and last code transitions and the ideal difference between first and last code transitions.



#### software START conversion (continued)

#### signal-to-noise ratio + distortion (SINAD)

Signal-to-noise ratio + distortion is the ratio of the rms value of the measured input signal to the rms sum of all other spectral components below the Nyquist frequency, including harmonics but excluding dc. The value for SINAD is expressed in decibels.

#### effective number of bits (ENOB)

For a sine wave, SINAD can be expressed in terms of the number of bits. Using the following formula,

N = (SINAD - 1.76)/6.02

it is possible to get a measure of performance expressed as N, the effective number of bits. Thus, the effective number of bits for a device for sine wave inputs at a given input frequency can be calculated directly from its measured SINAD.

#### total harmonic distortion (THD)


Total harmonic distortion is the ratio of the rms sum of the first six harmonic components to the rms value of the measured input signal and is expressed as a percentage or in decibels.

#### spurious free dynamic range (SFDR)

Spurious free dynamic range is the difference in dB between the rms amplitude of the input signal and the peak spurious signal.

#### **DSP** interface

The TLV1571/TLV1578 is a 10-bit 1-/8-analog input channel analog-to-digital converter with throughput up to 1.25 MSPS at 5 V and up to 625 KSPS at 3 V. To achieve 1.25 MSPS throughput, the ADC must be clocked at 20 MHz. Likewise to achieve 625 KSPS throughout, the ADC must be clocked at 10 MHz. The TLV1571/TLV1578 can be easily interfaced to microcontrollers, ASICs, and DSPs. Figure 8 shows the pin connections to interface the TLV1571/TLV1578 to the TMS320C6x DSP.



+ The TLV1571 has only one analog input (AIN).





# TLV1571, TLV1578 2.7 V TO 5.5 V, 1-/8-CHANNEL, 10-BIT, PARALLEL ANALOG-TO-DIGITAL CONVERTERS

SLAS170D -MARCH 1999 - REVISED JULY 2000

#### grounding and decoupling considerations

General practices should apply to the PCB design to limit high frequency transients and noise that are fed back into the supply and reference lines. This requires that the supply and reference pins be sufficiently bypassed. In most cases 0.1-µF ceramic chip capacitors are adequate to keep the impedance low over a wide frequency range. Since their effectiveness depends largely on the proximity to the individual supply pin, they should be placed as close to the supply pins as possible.

To reduce high frequency and noise coupling, it is highly recommended that digital and analog grounds be shorted immediately outside the package. This can be accomplished by running a low impedance line between DGND and AGND under the package.





Figure 9. Placement for Decoupling Capacitors

#### power supply ground layout

Printed-circuit boards that use separate analog and digital ground planes offer the best system performance. Wire-wrap boards do not perform well and should not be used. The two ground planes should be connected together at the low-impedance power-supply source. The best ground connection may be achieved by connecting the ADC AGND terminal to the system analog ground plane making sure that analog ground currents are well managed.



<sup>†</sup> Driving source requirements:

Noise and distortion for the source must be equivalent to the resolution of the converter.

• R<sub>S</sub> must be real at the input frequency.

#### Figure 10. Equivalent Input Circuit Including the Driving Source



#### simplified analog input analysis

Using the equivalent circuit in Figure 9, the time required to charge the analog input capacitance from 0 to  $V_S$  within 1/2 LSB,  $t_{ch}(1/2 \text{ LSB})$ , can be derived as follows.

The capacitance charging voltage is given by:

$$V_{C(t)} = V_{S} \left( 1 - e^{-t} ch^{/R} t^{C} i \right)$$

$$R_{t} = R_{s} + R_{i}$$

$$R_{i} = R_{i(ADC)} + R_{i(MUX)}$$
(1)

t<sub>ch</sub> = Charge time

The input impedance R<sub>i</sub> is 718  $\Omega$  at 5 V, and is higher (~ 1.25 k $\Omega$ ) at 2.7 V. The final voltage to 1/2 LSB is given by:

$$V_{\rm C} (1/2 \text{ LSB}) = V_{\rm S} - (V_{\rm S}/2048)$$
 (2)

Equating equation 1 to equation 2 and solving for cycle time t<sub>c</sub> gives:

$$V_{S} - \left(V_{S}/2048\right) = V_{S}\left(1 - e^{-t}ch^{/R}t^{C}i\right)$$

and time to change to 1/2 LSB (minimum sampling time) is:

$$t_{ch} (1/2 \text{ LSB}) = R_t \times C_i \times \ln(2048)$$

Where:

Where:

ln(2048) = 7.625

Therefore, with the values given, the time for the analog input signal to settle is:

$$t_{ch} (1/2 LSB) = (R_s + 718 \Omega) \times 15 \, pF \times ln(2048)$$
 (4)

This time must be less than the converter sample time shown in the timing diagrams, which is 6x SCLK.

$$t_{ch} (1/2 LSB) \le 6x 1/f_{(SCLK)}$$
 (5)

Therefore the maximum SCLK frequency is:

$$Max(f_{(SCLK)}) = 6/t_{ch} (1/2 LSB) = 6/(ln(2048) \times R_t \times C_i)$$
(6)



(3)

# TLV1571, TLV1578 2.7 V TO 5.5 V, 1-/8-CHANNEL, 10-BIT, PARALLEL ANALOG-TO-DIGITAL CONVERTERS

SLAS170D –MARCH 1999 – REVISED JULY 2000

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage, GND to $V_{CC}$
Operating virtual junction temperature range, T <sub>J</sub> –40°C to 150°C Operating free-air temperature range, T <sub>A</sub> : TLV1571C, TLV1578C 0°C to 70°C
TLV1571I, TLV1578I
Storage temperature range, T <sub>stg</sub>

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### recommended operating conditions

#### power supplies

	MIN	MAX	UNIT
Analog supply voltage, AV <sub>DD</sub>	2.7	5.5	V
Digital supply voltage, DV <sub>DD</sub>	2.7	5.5	V

NOTE 1: Abs  $(AV_{DD} - DV_{DD}) < 0.5 V$ 

#### analog inputs

	MIN	MAX	UNIT
Analog input voltage, AIN	AGND	VREFP	V

#### digital inputs

		MIN	NOM	MAX	UNIT
High-level input voltage, VIH	$DV_{DD} = 2.7 V \text{ to } 5.5 V$	2.1	2.4		V
Low level input voltage, VIL	$DV_{DD} = 2.7 V \text{ to } 5.5 V$			0.8	V
Input CLK fraguanay	$DV_{DD} = 4.5 V$ to 5.5 V			20	MHz
Input CLK frequency	$DV_{DD} = 2.7 V \text{ to } 3.3 V$			10	MHz
Dulas duration CLK high the second	$DV_{DD}$ = 4.5 V to 5.5 V, f <sub>CLK</sub> = 20 MHz	23			ns
Pulse duration, CLK high, $t_{W}(CLKH)$	$DV_{DD}$ = 2.7 V to 3.3 V, f <sub>CLK</sub> = 10 MHz	46			ns
Pulse duration, CLK low, tw(CLKL)	$DV_{DD} = 4.5 V$ to 5.5 V, f <sub>CLK</sub> = 20 MHz	23			ns
Tuise duration, CER low, tw(CERE)	$DV_{DD} = 2.7 V$ to 3.3 V, $f_{CLK} = 10 MHz$	46			ns
Rise time, I/O and control, CLK, CS	50 pF output load	4			
Fall time, I/O and control, CLK, CS	50 pF output load	4			ns

#### reference specifications

				NOM MAX	UNIT
External reference voltage	VREFP	$AV_{DD} = 3 V$	2	AV <sub>DD</sub>	V
	VREFF	$AV_{DD} = 5 V$	2.5	AV <sub>DD</sub>	V
	VREFM	$AV_{DD} = 3 V$	AGND	1	V
	VREFINI	$AV_{DD} = 5 V$	AGND	2	V
	VREFP – VREFM		2	AV <sub>DD</sub> –AGND	V



# electrical characteristics over recommended operating free-air temperature range, supply voltages, and reference voltages (unless otherwise noted)

#### digital specifications

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Logic	inputs		-			
IIH	High-level input current	$DV_{DD} = 5 V, DV_{DD} = 3 V, Input = DV_{DD}$	-1		1	μA
۱ <sub>IL</sub>	Low-level input current	$DV_{DD} = 5 V, DV_{DD} = 3 V, Input = 0 V$	-1		1	μA
Ci	Input capacitance			10	15	pF
Logic	outputs					
Vон	High-level output voltage	I <sub>OH</sub> = 50 μA to 0.5 mA	DV <sub>DD</sub> -0.4			V
VOL	Low-level output voltage	$I_{OL} = 50 \ \mu A$ to 0.5 mA			0.4	V
IOZ	High-impedance-state output current	$DV_{DD} = 5 V, DV_{DD} = 3 V, Input = DV_{DD}$			1	μΑ
IOL	Low-impedance-state output current	DV <sub>DD</sub> = 5 V, DV <sub>DD</sub> = 3 V, Input = 0 V			-1	μΑ
Co	Output capacitance			5		pF
Internal clock	Internal clock	3 V, AV <sub>DD</sub> = DV <sub>DD</sub>	9	10	11	MHz
		5 V, AV <sub>DD</sub> = DV <sub>DD</sub>	18	20	22	IVITIZ

#### dc specifications

	PARAMETER		TEST C	ONDITIONS	MIN	TYP	MAX	UNIT
	Resolution					10		Bits
Accu	асу		-					
	Integral nonlinearity, INL		Best fit			±0.5	±1	LSB
	Differential nonlinearity, DNL					±0.5	±1	LSB
	Missing codes						0	
EO	Offset error					±0.1%	±0.15%	FSR
EG	Gain error					±0.1%	±0.2%	FSR
Analo	g input		-					
0.			AIN, $AV_{DD} = 3 V$ , $AV_{DD} = 5 V$			15		pF
Ci	Input capacitance		MUX input, $AV_{DD} = 3 V$ , $AV_{DD} = 5 V$			25		pF
l <sub>lkg</sub>	Input leakage current		$V_{AIN} = 0$ to $AV_{DD}$				±1	μΑ
			$AV_{DD} = DV_{DD} = 3 V$ $AV_{DD} = DV_{DD} = 5 V$			240	680	Ω
rj	Input MUX ON resistance					215	340	
Volta	ge reference input							
rj	Input resistance				2			kΩ
Ci	Input capacitance					300		pF
Powe	r supply							
	Operating supply current, IDD + IREF		$AV_{DD} = DV_{DD} =$	= 3 V, f <sub>CLK</sub> = 10 MHz		4	5.5	mA
	Operating supply current, IDD + IREF		$AV_{DD} = DV_{DD} =$	= 5 V, f <sub>CLK</sub> = 20 MHz		7	8.5	mA
PD Power dissipation	Power dissipation		$AV_{DD}+DV_{DD} = 3 V$			12	17	mW
	Power dissipation		$AV_{DD}+DV_{DD} = 5 V$			35	43	mW
	Supply current in power-down mode	Software	IDD + IREF	$AV_{DD} = 3 V$		1	8	μA
				$AV_{DD} = 5 V$		2	10	μA
IPD		Auto	IDD + IREF	AV <sub>DD</sub> = 3 V		0.5	1	mA
				$AV_{DD} = 5 V$		0.5	1	mA



electrical characteristics over recommended operating free-air temperature range, supply voltages, and reference voltages (unless otherwise noted) (continued)

# ac specifications, $AV_{DD} = DV_{DD} = 5 V$ (unless otherwise noted)

PARAMETER		1	TEST CONDITIONS			MAX	UNIT
Signal-to-noise ratio, SNR		fj = 100 kHz,	$f_S = 1.25 \text{ MSPS}, \text{ AV}_{DD} = 5 \text{ V}$	56	60		dB
		80% of FS	$f_{S} = 625 \text{ KSPS},  AV_{DD} = 3 \text{ V}$	58	60		dB
Signal-to-noise ratio + distortion, SINAD		f <sub>l</sub> = 100 kHz,	$f_S = 1.25 \text{ MSPS}, \text{ AV}_{DD} = 5 \text{ V}$	55	60		dB
		80% of FS	$f_{S} = 625 \text{ KSPS},  AV_{DD} = 3 \text{ V}$	55	60		dB
Total harmonic distortion, THD			$f_S = 1.25 \text{ MSPS}, \text{ AV}_{DD} = 5 \text{ V}$		-60	-56	dB
		80% of FS	$f_{S} = 625 \text{ KSPS},  AV_{DD} = 3 \text{ V}$		-60	-56	dB
Effective number of bits, ENOB		fj = 100 kHz,	$f_S = 1.25 \text{ MSPS}, \text{ AV}_{DD} = 5 \text{ V}$	9	9.3		Bits
Ellective number of bits, ENOB	Ellective number of bits, ENOB		$f_{S} = 625 \text{ KSPS},  AV_{DD} = 3 \text{ V}$	9	9.3		Bits
Spurious free dynamic range, SFDR		fl = 100 kHz, 80% of FS	$f_S = 1.25 \text{ MSPS}, \text{ AV}_{DD} = 5 \text{ V}$		-63	-56	dB
			$f_{S} = 625 \text{ KSPS},  AV_{DD} = 3 \text{ V}$		-63	-56	dB
Analog input				-			
Channel-to-channel cross talk	Channel-to-channel cross talk				-75		dB
Full power boodwidth	-1 dB		Full-scale 0 dB input sine wave		18		MHz
Full-power bandwidth	–3 dB	Full-scale 0 dB	Full-scale 0 dB input sine wave				MHz
Small-signal bandwidth	-1 dB	-20 dB input si	-20 dB input sine wave				MHz
	–3 dB	–20 dB input si		35		MHz	
Sampling rate, f <sub>S</sub>		AV <sub>DD</sub> = 4.5 V	AV <sub>DD</sub> = 4.5 V to 5.5 V			1.25	MSPS
		AV <sub>DD</sub> = 2.7 V	AV <sub>DD</sub> = 2.7 V to 3.3 V			0.625	MSPS




	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
4	Cycle time, CLK	DV <sub>DD</sub> = 4.5 V to 5.5 V	50			ns
<sup>t</sup> c(CLK)	Cycle lime, CLK	DV <sub>DD</sub> = 2.7 V to 3.3 V	100			ns
<sup>t</sup> (sample)	Reset and sampling time			6		SYSCLM Cycles
t <sub>c</sub>	Total conversion time			10		SYSCLI Cycles
<sup>t</sup> wL(EOC)	Pulse width, end of conversion, EOC			10		SYSCLI Cycles
<sup>t</sup> wL(INT)	Pulse width, interrupt			1		SYSCLI Cycles
<sup>t</sup> (STARTOSC)	Start-up time, internal oscillator		100			ns
<sup>t</sup> d(CSH_CSTARTL)	Delay time, CS high to CSTART low			10		ns
	Enable time, data out	DV <sub>DD</sub> = 5 V at 50 pF		20		ns
<sup>t</sup> en(RDL_DAV)		DV <sub>DD</sub> = 3 V at 50 pF		40		ns
t	Disable time, data out	DV <sub>DD</sub> = 5 V at 50 pF		5		ns
<sup>t</sup> dis(RDH_DAV)		DV <sub>DD</sub> = 3 V at 50 pF		10		ns
<sup>t</sup> su(CSL_WRL)	Setup time, $\overline{CS}$ to $\overline{WR}$		5			ns
<sup>t</sup> h(WRH_CSH)	Hold time, $\overline{CS}$ to $\overline{WR}$		5			ns
<sup>t</sup> w(WR)	Pulse width, write		1			Clock Period
<sup>t</sup> w(RD)	Pulse width, read		1			Clock Period
<sup>t</sup> su(DAV_WRH)	Setup time, data valid to WR		10			ns
<sup>t</sup> h(WRH_DAV)	Hold time, data valid to $\overline{WR}$		5			ns
<sup>t</sup> su(CSL_RDL)	Setup time, CS to RD			5		ns
<sup>t</sup> h(RDH_CSH)	Hold time, CS to RD			5		ns
<sup>t</sup> h(WRL_EXTXLKH)	Hold time WR to clock high		5			ns
<sup>t</sup> h(RDL_EXTCLKH)	Hold time RD to clock high		5			ns
<sup>t</sup> h(CSTARTL_EXTCLKH)	Hold time CSTART to clock high		5			ns
<sup>t</sup> su(WRH_EXTCLKH)	Setup time WR high to clock high		5			ns
<sup>t</sup> su(RDH_EXTCLKH)	Setup time RD high to clock high		5			ns
tsu(CSTARTH_EXTCLKH)	Setup time CSTART high to clock high		5			ns
<sup>t</sup> d(EXTCLK_CSTARTL)	Delay time clock low to CSTART low		5			ns
td(EOC_RDL)	Delay time, conversion end to RD $\downarrow$		5			ns

# timing requirements, $AV_{DD} = DV_{DD} = 5 V$ (unless otherwise noted)

NOTE: Specifications subject to change without notice. Data valid is denoted as DAV.











Figure 16




# TLV1571, TLV1578 2.7 V TO 5.5 V, 1-/8-CHANNEL, 10-BIT, PARALLEL ANALOG-TO-DIGITAL CONVERTERS

SLAS170D –MARCH 1999 – REVISED JULY 2000









#### TLV1571, TLV1578 2.7 V TO 5.5 V, 1-/8-CHANNEL, 10-BIT, EL ANALOG-TO-DIGITAL CONVERTERS PARAL

SLAS170D -MARCH 1999 - REVISED JULY 2000

# **TYPICAL CHARACTERISTICS**





Figure 22



MECHANICAL DATA

#### PLASTIC SMALL-OUTLINE PACKAGE

#### DA (R-PDSO-G\*\*) 38 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-153




# TLV1571, TLV1578 2.7 V TO 5.5 V, 1-/8-CHANNEL, 10-BIT, PARALLEL ANALOG-TO-DIGITAL CONVERTERS

SLAS170D -MARCH 1999 - REVISED JULY 2000

**MECHANICAL DATA** 

PLASTIC SMALL-OUTLINE PACKAGE

#### DW (R-PDSO-G\*\*) **16 PINS SHOWN**



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated