


- Remote Terminal ADSL Line Driver
  - Ideal for Both Full Rate ADSL and G.Lite
  - Compatible With 1:1 Transformer Ratio
- Low 2.7 pA/√Hz Noninverting Current Noise
  - Reduces Noise Feedback Through Hybrid Into Downstream Channel
- Wide Supply Voltage Range ±5 V to ±15 V
  - Ideal for ±12-V Operation
- Wide Output Swing
  - 42 Vpp Differential Output Voltage, R<sub>I</sub> = 200  $\Omega$ , ±12-V Supply
- High Output Current
  - 175 mA (typ)




- High Speed
  - 110 MHz (-3 dB, G=8,  $\pm$ 12 V)
  - 1500 V/ $\mu$ s Slew Rate (G = 8,  $\pm$ 12 V)
- Low Distortion, Single-Ended, G = 8
  - -83 dBc (250 kHz, 2 Vpp, 100- $\Omega$  load)
- Low Power Shutdown (THS6053)
  - 300-μA Total Standby Current
- Thermal Shutdown and Short Circuit Protection
- Standard SOIC, SOIC PowerPAD, and TSSOP PowerPAD™ Package
- Evaluation Module Available





#### description

The THS6052/3 is a high-speed line driver ideal for driving signals from the remote terminal to the central office in asymmetrical digital subscriber line (ADSL) applications. It can operate from  $\pm 12$ -V supply voltages while drawing only 5.2 mA of supply current per channel. It offers low -83 dBc total harmonic distortion driving a 100- $\Omega$  load (2 Vpp). The THS6052/3 offers a high 42-Vpp differential output swing across a 200- $\Omega$  load from a  $\pm 12$ -V supply. The THS6053 features a low-power shutdown mode, consuming only 300  $\mu$ A quiescent current per channel. The THS6052/3 is packaged in a standard SOIC, SOIC PowerPAD<sup>TM</sup>, and TSSOP PowerPAD<sup>TM</sup> packages.



#### **RELATED PRODUCTS**

DEVICE	DESCRIPTION
THS6042/3	350-mA, ±12 ADSL CPE line driver
THS6092/3	275-mA, +12 V ADSL CPE line driver
OPA2677	380-mA, +12 V ADSL CPE line driver
THS6062	Low noise ADSL receiver



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments.

TEXAS INSTRUMENTS

### **AVAILABLE OPTION**

		PACKAGED DE	VICE		EVALUATION.
TA	SOIC-8 (D)	SOIC-8 PowerPAD (DDA)	SOIC-14 (D)	TSSOP-14 (PWP)	EVALUATION MODULES
0°C to 70°C	THS6052CD	THS6052CDDA	THS6053CD	THS6053CPWP	THS6052EVM THS6053EVM
-40°C to 85°C	THS6052ID	THS6052IDDA	THS6053ID	THS6053IPWP	_

# absolute maximum ratings over operating free-air temperature (unless otherwise noted)

Supply voltage, V <sub>CC+</sub> to V <sub>CC-</sub>	33 V
Input voltage	
Output current (see Note 1)	
Differential input voltage	$\dots \dots $
Maximum junction temperature	150°C
Total power dissipation at (or below) 25°C free-air temperature	See Dissipation Ratings Table
Operating free-air temperature, T <sub>A</sub> : Commercial	0°C to 70°C
Industrial	40°C to 85°C
Storage temperature, T <sub>stq</sub> : Commercial	65°C to 125°C
Industrial	65°C to 125°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	300°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The THS6052 and THS6053 may incorporate a PowerPAD™ on the underside of the chip. This acts as a heatsink and must be connected to a thermally dissipating plane for proper power dissipation. Failure to do so may result in exceeding the maximum junction temperature which could permanently damage the device. See TI technical brief SLMA002 for more information about utilizing the PowerPAD™ thermally enhanced package.

#### **DISSIPATION RATING TABLE**

PACKAGE	$^{\theta}JA$	θЈС	T <sub>A</sub> = 25°C T <sub>J</sub> = 150°C POWER RATING
D-8	95°C/W‡	38.3°C/W <sup>‡</sup>	1.32 W
DDA	45.8°C/W‡	9.2°C/W <sup>‡</sup>	2.73 W
D-14	66.6°C/W‡	26.9°C/W <sup>‡</sup>	1.88 W
PWP	37.5°C/W	1.4°C/W	3.3 W

<sup>‡</sup> This data was taken using the JEDEC proposed high-K test PCB. For the JEDEC low-K test PCB, the  $\Theta_{JA}$  is168°C/W for the D–8 package and 122.3°C/W for the D–14 package.

## recommended operating conditions

		MIN	NOM MAX	UNIT
Supply voltage Vee to Vee	Dual supply	±5	±1:	5
Supply voltage, V <sub>CC+</sub> to V <sub>CC-</sub>	Single supply	10	3	) V
On another form sinternance T	C-suffix	0	7	
Operating free-air temperature, T <sub>A</sub>	I-suffix	-40	8	°C



electrical characteristics over recommended operating free-air temperature range, T<sub>A</sub> = 25°C, V<sub>CC</sub> =  $\pm$ 12 V, R<sub>FEEDBACK</sub> = 750  $\Omega$ , R<sub>L</sub> = 100  $\Omega$  (unless otherwise noted)

# dynamic performance

	PARAMETER		TEST CONDITIO	NS	MIN T	YP MAX	UNIT
			0 4 B- 440	V <sub>CC</sub> = ±5 V		110	
		D. 50.0	$G=1$ , $R_F=1$ $k\Omega$	V <sub>CC</sub> = ±12 V	,	120	
		R <sub>L</sub> = 50 Ω	$G= 2$ , $R_F = 680 Ω$	V 15 V 140 V	,	100	
BW Small-signal bandwidth (–3 dB	Concil pignal bandwidth ( 2 dD)		$G$ = 8, $R_F$ = 330 $Ω$	$V_{CC} = \pm 5 \text{ V}, \pm 12 \text{ V}$		90	N/1.1-
	Small-signal bandwidth (–3 db)	R <sub>L</sub> = 100 Ω	G= 1, R <sub>F</sub> = 1 kΩ	V <sub>CC</sub> = ±5 V	,	150	MHz
				V <sub>CC</sub> = ±12 V	,	170	
			$G$ = 2, $R_F$ = 680 $Ω$	$V_{CC} = \pm 5 \text{ V}, \pm 12 \text{ V}$	,	135	
			$G$ = 8, $R_F$ = 330 $Ω$			110	
			V <sub>CC</sub> = ±5 V	V <sub>CC</sub> = ±5 V	(	650	
		VO = 4 VPP	V <sub>CC</sub> = ±12 V	V <sub>CC</sub> = ±12 V	;	350	
SR	Slew rate (see Note 2), G=8		$V_{CC} = \pm 15 \text{ V}$	$V_{CC} = \pm 15 \text{ V}$	,	950	V/μs
		V- 40V	$V_{CC} = \pm 12 \text{ V}$	$V_{CC} = \pm 12 \text{ V}$	1:	500	
		$V_O = 16 V_{PP}$	$V_{CC} = \pm 15 \text{ V}$	$V_{CC} = \pm 15 \text{ V}$	1	700	

NOTE 2: Slew rate is defined from the 25% to the 75% output levels.

## noise/distortion performance

	PARAMETER		1	TEST CONDITIO	NS	MIN TYP	MAX	UNIT
				R <sub>L</sub> = 100 Ω,	V <sub>O(pp)</sub> = 2 V	-83		
THD	Total harmonic distortion	al harmonic distortion (single-ended	$V_{CC} = \pm 12 \text{ V},$	f = 250 kHz	V <sub>O(pp)</sub> = 16 V	-78		ط۵۰
טחו	configuration)		Gain = 8,	$R_L = 50 \Omega$ ,	V <sub>O(pp)</sub> = 2 V	-74		dBc
				f = 250 kHz	V <sub>O(pp)</sub> = 6 V	-72		
V <sub>n</sub>	Input voltage noise		V <sub>CC</sub> = ±5 V, ±12 V	f = 10 kHz ,		2.1		nV/√ <del>Hz</del>
		+Input	f = 10 kHz,	$V_{CC} = \pm 5 \text{ V},$		2.7		
l <sub>n</sub>	Input current noise	-Input		$V_{CC} = \pm 12 \text{ V},$ $V_{CC} = \pm 15 \text{ V}$		10.7		pA/√Hz
,	Occasion		f = 250 kHz, G = 2,	$V_{CC} = \pm 12 \text{ V},$ $R_L = 100 \Omega$	V <sub>O</sub> = 2 Vp-p	-79		JD.
XT	Crosstalk		f = 250 kHz, G = 2,	$V_{CC} = \pm 5 \text{ V},$ $R_L = 50 \Omega$	V <sub>O</sub> = 2 Vp-p	-71		dBc

SLOS293D – JUNE 2000 – REVISED DECEMBER 2001

electrical characteristics over recommended operating free-air temperature range, T<sub>A</sub> = 25°C, V<sub>CC</sub> =  $\pm 12$  V, R<sub>FEEDBACK</sub> = 750  $\Omega$ , R<sub>L</sub> = 100  $\Omega$  (unless otherwise noted) (continued)

## dc performance

	PARAMETER	TEST CONI	DITIONS	MIN	TYP	MAX	UNIT
	Leavet affine to college		T <sub>A</sub> = 25°C		5	10	
	Input offset voltage		T <sub>A</sub> = full range			15	
Vos	Differential offertuals as	$V_{CC} = \pm 12 \text{ V},$ $V_{CC} = \pm 6 \text{ V}$	T <sub>A</sub> = 25°C		3	6	mV
	2 molonial onos rollago	1.00 =0.	T <sub>A</sub> = full range			8	
		T <sub>A</sub> = full range			30	μV/°C	
	- Input bias current		T <sub>A</sub> = 25°C		5	10	
			T <sub>A</sub> = full range			12	
1	. Innut bing assument	$V_{CC} = \pm 12 \text{ V},$	T <sub>A</sub> = 25°C		2	5	
IВ	+ Input bias current	$V_{CC} = \pm 12 \text{ V},$ $V_{CC} = \pm 6 \text{ V}$	T <sub>A</sub> = full range			6	μΑ
	Differential investigation		T <sub>A</sub> = 25°C		5	10	
	Differential input bias current		T <sub>A</sub> = full range			12	
Z <sub>OL</sub>	Open loop transimpedance	$V_{CC} = \pm 12 \text{ V},$ $V_{CC} = \pm 6 \text{ V}$	$R_L = 1 k\Omega$ ,		1		МΩ

## input characteristics

	PARAMETER	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT
V land a second and a self-		$V_{CC} = \pm 12 \text{ V}$		±9.7	±10.1		
VICR	V <sub>ICR</sub> Input common-mode voltage range		V <sub>CC</sub> = ±6 V				V
CMRR	Common-mode rejection ratio	$V_{CC} = \pm 12 \text{ V},$	T <sub>A</sub> = 25°C	59	66		dB
CIVIKK	Common-mode rejection ratio	$V_{CC} = \pm 12 \text{ V},$ $V_{CC} = \pm 6 \text{ V}$	T <sub>A</sub> = full range	57			uБ
	lanut maiatan a	+ Input			1.5		$M\Omega$
RI	Input resistance	– Input			15		Ω
Cl	Input capacitance		·		2		pF

## output characteristics

	PARAMETER			TEST CONDITIONS		TYP	MAX	UNIT
V <sub>O</sub> Output voltage swing			$R_L = 50 \Omega$ ,	$V_{CC} = \pm 6 V$	±4.2	±4.6		
	Single ended	R <sub>I</sub> = 100 Ω	V <sub>CC</sub> = ±12 V	±10.1	±10.5		V	
			K[ = 100 22	$V_{CC} = \pm 6 \text{ V}$	±4.4	±4.8		
la.	Output ourront		$R_L = 25 \Omega$ ,	$V_{CC} = \pm 12 \text{ V}$	150	175		mA
Ю	Output current		$R_L = 10 \Omega$ ,	V <sub>CC</sub> = ±6 V	150	175		IIIA
ISC	Short-circuit current		$R_L = 0 \Omega$ ,	$V_{CC} = \pm 12 \text{ V}$		250		mA
	Output resistance		Open loop	_		14		Ω



electrical characteristics over recommended operating free-air temperature range, T<sub>A</sub> = 25°C, V<sub>CC</sub> =  $\pm$ 12 V, R<sub>FEEDBACK</sub> = 750  $\Omega$ , R<sub>L</sub> = 100  $\Omega$  (unless otherwise noted) (continued)

## power supply

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT	
,,		Dual supply			±4.5		±16.5	
VCC	Operating range	Single supply			9		33	V
		,, ,,,, j.		T <sub>A</sub> = 25°C		5.2	7	
		$V_{CC} = \pm 12 \text{ V}$	T <sub>A</sub> = full range			8		
'CC	ICC Quiescent current (each driver)			T <sub>A</sub> = 25°C		4.5	6.5	mA
			$V_{CC} = \pm 6 \text{ V}$	T <sub>A</sub> = full range			7.5	
			V .48.V	T <sub>A</sub> = 25°C	-64	-62		
5055			$V_{CC} = \pm 12 \text{ V}$	T <sub>A</sub> = full range	-61	_		
PSRR	PSRR Power supply rejection ratio		V 10.V	T <sub>A</sub> = 25°C	-60	-70		dB
			$V_{CC} = \pm 6 \text{ V}$	T <sub>A</sub> = full range	-58			

## shutdown characteristics (THS6053 only)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VIL(SHDN)	Shutdown pin voltage for power up	$V_{CC} = \pm 6 \text{ V}, \pm 12 \text{ V} \text{ GND} = 0 \text{ V},$ (GND Pin as Reference)			8.0	V
V <sub>IH</sub> (SHDN)	Shutdown pin voltage for power down	$V_{CC} = \pm 6 \text{ V}, \pm 12 \text{ V}, \text{ GND} = 0 \text{ V},$ (GND Pin as Reference)	2			V
ICC(SHDN)	Total quiescent current when in shutdown state	$V_{GND} = 0 \text{ V}, V_{CC} = \pm 6 \text{ V}, \pm 12 \text{ V}$		0.3	0.7	mA
tDIS	Disable time (see Note 3)	V <sub>CC</sub> = ±12 V		0.1		μs
tEN	Enable time (see Note 3)	V <sub>CC</sub> = ±12 V		0.4		μs
IL(SHDN)	Shutdown pin input bias current for power up	V <sub>CC</sub> = ±6 V, ±12 V		40	100	μΑ
I <sub>IH(SHDN)</sub>	Shutdown pin input bias current for power down	$V_{CC} = \pm 6 \text{ V}, \pm 12 \text{ V}, V(SHND) = 3.3 \text{ V}$		50	100	μΑ

NOTE 3: Disable/enable time is defined as the time from when the shutdown signal is applied to the SHDN pin to when the supply current has reached half of its final value.

## **APPLICATION INFORMATION**




Figure 1. THS6052 ADSL Application With 1:1 Transformer Ratio




### **MECHANICAL DATA**

## D (R-PDSO-G\*\*)

# 14 PINS SHOWN

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.


C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-012

## **MECHANICAL DATA**

## DDA (S-PDSO-G8)

## **Power PAD™ PLASTIC SMALL-OUTLINE**



- NOTES: A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
  - D. The package thermal performance may be enhanced by bonding the thermal pad to an external thermal plane. This pad is electrically and thermally connected to the backside of the die and possibly selected leads.

PowerPAD is a trademark of Texas Instruments.




#### **MECHANICAL INFORMATION**

## PWP (R-PDSO-G\*\*)

## PowerPAD™ PLASTIC SMALL-OUTLINE PACKAGE

### **20-PIN SHOWN**



#### NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusions.
- D. The package thermal performance may be enhanced by bonding the thermal pad to an external thermal plane. This pad is electrically and thermally connected to the backside of the die and possibly selected leads.
- E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265