- Low-Power ADSL Line Driver Ideal for **Central Office** 
  - 1.35-W Total Power Dissipation for Full-Rate ADSL Into a 25- $\Omega$  Load
- Low-Impedance Shutdown Mode
  - Allows Reception of Incoming Signal **During Standby**
- **Two Modes of Operation** 
  - Class-G Mode: 4 Power Supplies, 1.35 W **Power Dissipation**
  - Class-AB Mode: 2 Power Supplies, 2 W **Power Dissipation**
- **Low Distortion** 
  - THD = -62 dBc at f = 1 MHz,  $V_{O(PP)} = 20 \text{ V}, 25-\Omega \text{ Load}$
  - THD = -69 dBc at f = 1 MHz,  $V_{O(PP)} = 2 V, 25-\Omega Load$
- 400-mA Minimum Output Current Into a 25- $\Omega$  Load
- **High Speed** 
  - 65-MHz Bandwidth (-3dB) , 25- $\Omega$  Load
  - 100-MHz Bandwidth (-3dB), 100- $\Omega$  Load
  - 1200 V/us Slew Rate
- Thermal Shutdown and Short Circuit **Protection**
- **Evaluation Module Available**

#### PowerPAD™ PACKAGE (TOP VIEW) PAD† I 20 □ PAD† 2 19 $v_{\mathsf{CCH^-}} ldsymbol{\Box}$ $\perp \!\!\!\! \perp$ $\lor_{\mathsf{CCH^+}}$ 3 10UT 🗆 18 □ 20UT 17 $V_{CCL}$ - $\square$ $\square$ $\lor$ CCL+ 5 16 1IN− □ □ 2IN-1IN+ □ 6 15 □ 2IN+ NC $\square$ 14 TT NC SHDN1 I 8 13 ☐ NC

THERMALLY ENHANCED SOIC (DWP)

NC - Not Connected

10

SHDN2 I

PAD<sup>†</sup> □


†This terminal is internally connected to the thermal pad.

12

11

□ DGND

☐ PAD†



#### description

The THS6032 is a low-power line driver ideal for asymmetrical digital subscriber line (ADSL) applications. This device contains two high-current, high-speed current-feedback drivers, which can be configured differentially for driving ADSL signals at the central office. The THS6032 features a unique class-G architecture to lower power consumption to 1.35 W. The THS6032 can also be operated in a traditional class-AB mode to reduce the number of power supplies to two.

#### HIGH-SPEED xDSL LINE DRIVER/RECEIVER FAMILY

DEVICE	DRIVER	RECEIVER	5 V	±5 V	±15 V	DESCRIPTION
THS6002	•	•		•	•	500-mA differential line driver and receiver
THS6012	•			•	•	500-mA differential line driver
THS6022	•			•	•	250-mA differential line driver
THS6032	•			•	•	500-mA low-power ADSL central-office line driver
THS6062		•	•	•	•	Low-noise ADSL receiver
THS6072		•		•	•	Low-power ADSL receiver
THS7002		•		•	•	Low-noise programmable-gain ADSL receiver



CAUTION: The THS6032 provides ESD protection circuitry. However, permanent damage can still occur if this device is subjected to high-energy electrostatic discharges. Proper ESD precautions are recommended to avoid any performance degradation or loss of functionality.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD and MicroStar Junior are trademarks of Texas Instruments.

STRUMENTS

#### description

The class-G architecture supplies current to the load from four supplies. For low output voltages (typically  $-2.5 < V_O < +2.5$ ), some of the output current is supplied from the  $+V_{CC(L)}$  and  $-V_{CC(L)}$  supplies (typically  $\pm 5$  V). For large output voltages (typically  $V_O < -2.5$  and  $V_O > +2.5$ ), the output current is supplied from  $+V_{CC(H)}$  and  $-V_{CC(H)}$  (typically  $\pm 15$  V). This current sharing between  $V_{CC(L)}$  and  $V_{CC(H)}$  minimizes power dissipation within the THS6032 output stages for high crest factor ADSL signals.

The THS6032 features a low-impedance shutdown mode, which allows the central office to receive incoming calls even after the device has been shut down. The THS6032 is available packaged in the patented PowerPAD package. This package provides outstanding thermal characteristics in a small-footprint surface-mount package, which is fully compatible with automated surface-mount assembly procedures. It is also available in the new MicroStar Junior™ BGA package. This package is only 25 mm² in area, allowing for high density PCB designs.

Shutdown (SHDN1 and SHDN2) allows for powering down the internal circuitry for power conservation or for multiplexing. Separate shutdown controls are available for each channel on the THS6032. The control levels are TTL compatible. When turned off, each driver output is placed in a low impedance state which is determined by the voltage at DGND. This virtual ground at the outputs allows proper termination of a transmission line.

#### **AVAILABLE OPTIONS**

TA	PowerPAD PLASTIC SMALL OUTLINE† (DWP)	MicroStar Junior™ BGA <sup>‡</sup> (GQE)	PowerPAD TQFP (VFP)	EVALUATION MODULES
0°C to 70°C	THS6032CDWP	THS6032CGQER	THS6032CVFP	THS6032 EVM (DWP package) THS6032GQE EVM (GQE package)
-40°C to 85°C	THS6032IDWP	THS6032IGQER	THS6032IVFP	_

The DWP packages are available taped and reeled. Add an R suffix to the device type (i.e.,THS6032CDWPR)


#### **Terminal Functions**

TERMINAL							
NAME	DWP PACKAGE TERMINAL NO.	GQE PACKAGE TERMINAL NO.	VFP PACKAGE TERMINAL NO.				
1OUT	3	B1	1				
1IN-	5	F1	5				
1IN+	6	H1	7				
2OUT	18	B9	24				
2IN-	16	F9	20				
2IN+	15	H9	18				
V <sub>CCH</sub> -	2	A3	30				
VCCH+	19	A7	27				
V <sub>CCL</sub> -	4	D1	3				
V <sub>CCL+</sub>	17	D9	22				
SHDN1	8	J2	10				
SHDN2	9	J4	11				
DGND	12	J7	14				
PAD	1, 10, 11, 20	N/A	N/A				
NC	7, 13, 14	N/A	N/A				




<sup>&</sup>lt;sup>‡</sup>The GQE packages are only available taped and reeled.


# pin assignments



NOTE: Shaded terminals are used for thermal connection to the ground plane.



# functional block diagram (SOIC package)



NOTE A: Terminals 1, 10, 11, and 20 are internally connected to the thermal pad.

# absolute maximum ratings over operating free-air temperature (unless otherwise noted)

Supply voltage, V <sub>CC(L)</sub> and V <sub>CC(H)</sub> (see Note 1)	33 V
Input voltage, V <sub>I</sub>	
Output current, I <sub>O</sub> (see Note 2)	800 mA
Differential input voltage, V <sub>ID</sub>	
Total power dissipation at (or below) 25°C free-air temperature	
(see Note 2)	See Dissipation Rating Table
Maximum junction temperature, T <sub>J</sub>	
Operating free-air temperature, T <sub>A</sub> , C-suffix	0°C to 70°C
I-suffix	–40°C to 85°C
Storage temperature, T <sub>stq</sub>	–65°C to 125°C
Lead temperature 1,6 mm (1/16 in) from case for 10 seconds	300°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. V<sub>CC(L)</sub> must always be less than or equal to V<sub>CC(H)</sub>

2. The THS6032 incorporates a PowerPAD on the underside of the chip. This acts as a heatsink and must be connected to a thermally dissipative plane for proper power dissipation. Failure to do so may result in exceeding the maximum junction temperature which could permanently damage the device. See the Thermal Information section for more information about utilizing the PowerPAD thermally enhanced packages.

#### **DISSIPATION RATING TABLE**‡

PACKAGE	<sup>θ</sup> JA (°C/W)	(°C\M)	T <sub>A</sub> = 25°C POWER RATING
DWP	21.5	0.37	5.8 W
GQE	37.8	4.56	3.3 W
VFP	30	1.2	4.1 W

<sup>&</sup>lt;sup>‡</sup> This data was taken using 2 oz. trace and copper pad that is soldered directly to a JEDEC standard 4 layer 3 in  $\times$  3 in PCB.



# recommended operating conditions

		MIN	NOM	MAX	UNIT	
	VCC(L) – Class G mode	±3	±5	±VCCH	V	
Supply voltage	VCC(L) – Class AB mode	0	0	0	V	
	VCC(H)	±5	±15	±16	V	
Operating free air temperatures. To	C-suffix	0		70	<b>)</b>	
Operating free-air temperatures, T <sub>A</sub>	I-suffix	-40		85	°C	

# electrical characteristics, $V_{CC(L)} = \pm 5 \text{ V}$ , $V_{CC(H)} = \pm 15 \text{ V}$ , $R_L = 25 \Omega$ , $T_A = 25 ^{\circ}C$ (unless otherwise noted) dynamic performance

PARAMETER		TEST COND	MIN TYP	MAX	UNIT	
		Onin 4 D 4210	$R_L = 25 \Omega$	65		N41.1-
	Small signal bandwidth (-3 dB)	Gain = 1, $R_F = 1.3 \text{ k}\Omega$	$R_L = 100 \Omega$	100		MHz
		Onin 0 D 4410	$R_L = 25 \Omega$	60		N41.1-
BW		Gain = 2, $R_F = 1.1 \text{ k}\Omega$	$R_L = 100 \Omega$	70		MHz
	Bandwidth for 0.4 dB flateres	Gain = 1	30		N 41 1-	
	Bandwidth for 0.1 dB flatness	Gain = 2		25		MHz
	Full power bandwidth <sup>†</sup>	V <sub>OPP</sub> = 20 V		19		MHz
SR	Slew rate‡	Gain = 5,	V <sub>O(PP)</sub> = 20 V	1200		V/μs
t <sub>S</sub>	Settling time to 0.1%	Gain = 1, $R_L = 25 \Omega$ ,	5-V Step	120		ns

#### noise/distortion performance

	PARAMETER	TEST CON	IDITIONS	MIN TYP	MAX	UNIT
TUE	Total because the distantian	$V_O = 20 V_{(pp)}$ , Gain = 5,	f = 1 MHz	-62		-ID-
THD	Total harmonic distortion	$V_O = 2 V_{(pp)}$ , Gain = 2,	f = 1 MHz	-69		dBc
$v_n$	Input voltage noise	f = 10 kHz		2.4		nV/√ <del>Hz</del>
	land summed asias	£ 40 ld le	I <sub>n+</sub>	11		nV/√ <del>Hz</del>
In	Input current noise	f = 10 kHz	I <sub>n-</sub>	15		110/ \ПZ
	Differential rain array	Coin 0 NITCO	$R_L = 150 \Omega$	0.016%		
	Differential gain error	Gain = 2, NTSC	$R_L = 25 \Omega$	0.020%		
	Differential phase array	Coin 0 NTCC	$R_L = 150 \Omega$	0.04°		
Differe	Differential phase error	Gain = 2, NTSC	$R_L = 25 \Omega$	0.30°	,	
	Crosstalk	f = 1 MHz, Gain = 2,	$R_F = 1.1 \text{ k}\Omega$	-62		dB

<sup>†</sup> Full power bandwidth = slew rate/ $2\pi$  VPEAK ‡ Slew rate is defined from the 25% to the 75% output levels.

# electrical characteristics, V<sub>CC(L)</sub>= $\pm 5$ V, V<sub>CC(H)</sub>= $\pm 15$ V, R<sub>L</sub>= $25\,\Omega$ , T<sub>A</sub>= $25\,^{\circ}$ C (unless otherwise noted) (continued)

#### dc performance

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
Z <sub>(t)</sub>	Open loop transimpedance	$R_L = 1 \text{ k}\Omega$		2		ΜΩ	
.,	land affect valtage	T <sub>A</sub> = 25°C		1.5	5	\/	
V <sub>IO</sub>	Input offset voltage	T <sub>A</sub> = full range			7	mV	
	Offset voltage drift				10	μV/°C	
	Differential offert values	T <sub>A</sub> = 25°C		0.5	3	\/	
	Differential offset voltage	T <sub>A</sub> = full range			6	mV	
	Na antico in act bina account	T <sub>A</sub> = 25°C		1.5	9		
	Negative input bias current	T <sub>A</sub> = full range			12	μΑ	
lΒ	Desitive input him a surrent	T <sub>A</sub> = 25°C		1.5	9		
	Positive input bias current	T <sub>A</sub> = full range			12		

# input characteristics

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VICR	Input common-mode voltage		±13.2	±13.4		V
CMRR	Common-mode rejection ratio	T <sub>A</sub> = full range	64	72		dB
_	Land and State and	Inverting terminal		15		Ω
rį	Input resistance	Noninverting terminal		400		kΩ
	Differential input capacitance			1.4	_	pF

# output characteristics

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V	Outrout valtage	Single-ended	R <sub>L</sub> = 25 Ω	±10.5	±11		V
VO	Output voltage	Differential	$R_L = 50 \Omega$	±21	±22		V
IO	Output current <sup>†</sup>		R <sub>L</sub> = 25 Ω	400	440		mA
Isc	Short-circuit current <sup>†</sup>				800		mA

<sup>&</sup>lt;sup>†</sup> A heat sink is required to keep junction temperature below absolute maximum when an output is heavily loaded or shorted. See absolute maximum ratings.

#### power supply

	PARAMETER	TEST (	CONDITIONS	MIN	TYP	MAX	UNIT
\/	$\frac{V_{CC(L)}}{V_{CC(H)}}$			0	±5	±VCCH	<b>V</b>
VCC				±5	±15	±16.5	V
		.,	T <sub>A</sub> = 25°C		4.3	5.8	4
	Quiescent current (per amplifier)	VCC(L)	T <sub>A</sub> = full range			6.2	mA
ICC		V <sub>CC(H)</sub>	TA = 25°C		4	5	
			T <sub>A</sub> = full range			5.5	mA
		.,	TA = 25°C	90	100		j
DODD	Power supply rejection ratio	V <sub>CC(L)</sub>	T <sub>A</sub> = full range	80			dB
PSRR		V <sub>CC(H)</sub>	TA = 25°C	69	80		JD.
			T <sub>A</sub> = full range	66			dB



# THS6032 LOW-POWER ADSL CENTRAL-OFFICE LINE DRIVER

SLOS233D - APRIL1999 - REVISED MAY 2001

# electrical characteristics, $V_{CC(L)}$ =±5 V, $V_{CC(H)}$ =±15 V, $R_L$ =25 $\Omega$ , $T_A$ =25 $^{\circ}$ C (unless otherwise noted) (continued)

# shutdown characteristics

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>IL</sub>	Shutdown voltage for power up	Relative to DGND terminal			8.0	V
$V_{IH}$	Shutdown voltage for power down	Relative to DGND terminal	2			V
lН	Shutdown input current high	V <sub>(SHDN)</sub> = 5 V		200	300	μΑ
I <sub>I</sub> L	Shutdown input current low	V(SHDN) = 0.5 V		20	40	μΑ
Z <sub>O</sub>	Output impedance (while in shutdown state)	V(SHDN) = 2.5 V, $f = 1 MHz$		0.5		Ω
ICCL	Supply current (per amplifier) (while in shutdown state)	V <sub>(SHDN)</sub> = 2.5 V, V <sub>O</sub> = 0 V		0.05	0.2	mA
ICCH				2.4	3	
tdis	Disable time <sup>†</sup>			1.1		μs
t <sub>en</sub>	Enable time <sup>†</sup>			1.5		μs

<sup>†</sup> Disable/enable time begins when the logic signal is applied to the shutdown terminal and ends when the supply current has reached half of its







Figure 8

Figure 9

Figure 7











Figure 26

Figure 27

Figure 25





# **ADSL**

The THS6032 was primarily designed as a low-power line driver for ADSL (asymmetrical digital subscriber line). The driver output stage has been sized to provide full ADSL power levels of 20 dBm onto the telephone lines. Although actual driver output peak voltages and currents vary with each particular ADSL application, the THS6032 is specified for a minimum full output current of 400 mA at its full output voltage of approximately 11 V. This performance meets the demanding needs of ADSL at the central office end of the telephone line. A typical ADSL schematic is shown in Figure 36.




Figure 36. THS6032 ADSL Application



#### **APPLICATION INFORMATION**

# **ADSL** (continued)

The ADSL transmit band consists of 255 separate carrier frequencies, each with its own modulation and amplitude level. With such an implementation, it is imperative that signals put onto the telephone line have as low a distortion as possible. This is because any distortion either interferes directly with other ADSL carrier frequencies or it creates intermodulation products that interfere with ADSL carrier frequencies.

The THS6032 has been specifically designed for ultralow distortion by careful circuit implementation and by taking advantage of the superb characteristics of the complementary bipolar process. Driver single-ended distortion measurements are shown in Figures 11 – 15. It is commonly known that in the differential driver configuration, the second order harmonics tend to cancel out. Thus, the dominant total harmonic distortion (THD) will be primarily due to the third order harmonics. Additionally, distortion should be reduced as the feedback resistance drops. This is because the bandwidth of the amplifier increases, which allows the amplifier to react faster to any nonlinearities in the closed-loop system.

Another significant point is the fact that distortion decreases as the impedance load increases. This is because the output resistance of the amplifier becomes less significant as compared to the output load resistance.

One problem that has been receiving a lot of attention in the ADSL area is power dissipation. One way to substantially reduce power dissipation is to lower the power supply voltages. This is because the RMS voltage of an ADSL central office signal is 1.65-V RMS at each driver's output with a 1:2 transformer. But, to meet ADSL requirements, the drivers must have a voltage peak-to-RMS crest factor of 5.6 in order to keep the bit-error probability rate below  $10^{-7}$ . Hence, the power supply voltages must be high enough to accomplish the driver's peak output voltage of  $1.65 \text{ V} \times 5.6 = 9.25 \text{ V}_{(\text{PEAK})}$ .


This high peak output voltage requirement, coupled with a low RMS voltage requirement, does not lend itself to conventional high efficiency designs. One way to save power is to decrease the bias currents internal to the amplifier. The drawback of doing this is an increase in distortion and a lower frequency response bandwidth.

This is where the THS6032 class-G architecture is useful. The class-G output stage utilizes both a high supply voltage [ $V_{CC(H)}$  typically  $\pm 15$  V] and a low supply voltage [ $(V_{CC(L)}$  typically  $\pm 6$  V]. As long as the output voltage is less than [ $V_{CC(L)} - 2.5$  V], then part of the output current will be drawn from the  $V_{CC(L)}$  supplies. If the output signal goes above this cutoff point [for example,  $V_{O} > V_{CC(L)} - 2.5$  V], then all of the output current will be supplied by  $V_{CC(H)}$ .



# ADSL (continued)

To ensure that the cutoff point does not introduce distortion into the system, the entire output stage is always biased on. This constant biasing scheme will cause a decrease in the efficiency over hard switching class-G circuits, but the very low distortion results tend to outweigh the efficiency loss. The biasing scheme used in the THS6032 can be shown by the currents being supplied by the  $V_{CC(L)}$  power supplies in Figure 37. This graph shows there is no discrete current transfer point between the  $V_{CC(L)}$  supplies and the  $V_{CC(L)}$  supplies. This was done to ensure low distortion throughout the entire output range. By changing the  $V_{CC(L)}$  supply voltage, the system efficiency can be tailored to suit almost any system with high crest factor requirements.



# class-AB mode operation

The class-G architecture produces sizable power dissipation savings over traditional class-AB designs while maintaining low distortion requirements. The only drawback to the class-G design is the requirement of 4 power supply voltages, 2 more than a typical line driver requires. In certain instances, the addition of two separate power supplies may be cost prohibitive or PCB space prohibitive. In these cases there are two options, use a traditional amplifier, such as a THS6012, or use the THS6032 in class-AB mode.

Using the THS6032 in class-AB mode will give several functional benefits over the THS6012. This includes shutdown capability, low-impedance output while in shutdown state, and a slight reduction in quiescent current. One important thing to remember is that the THS6032 running in class-AB mode, will be only about as efficient as the THS6012. This means that the power dissipation of the THS6032 will increase dramatically and must be accounted for. Failure to do so will result in a part which continuously overheats and may lead to failure.



### class-AB mode operation (continued)

To use the THS6032 in class-AB mode, the user should always connect the  $V_{CC(L)}$  power supply pins to GND. The internal  $V_{CC(L)}$  paths were not designed for continuous full output current and could possibly fail. The  $V_{CC(H)}$  paths were designed for the full output currents and thus, should be used for class-AB mode operation.

The performance of the THS6032 while in class-AB mode is very similar to the class-G mode. Figure 7 and Figures 12 to 15 show the THS6032 while in class-AB mode.


#### device protection features

The THS6032 has two built-in features that protect the device against improper operation. The first protection mechanism is output current limiting. Should the output become shorted to ground the output current is automatically limited to the value given in the data sheet. While this protects the output against excessive current, the device internal power dissipation increases due to the high current and large voltage drop across the output transistors. Continuous output shorts are not recommended and could damage the device. Additionally, connection of the amplifier output to one of the high supply rails  $[\pm V_{CC(H)}]$  can cause failure of the device and is not recommended.

The second built-in protection feature is thermal shutdown. Should the internal junction temperature rise above approximately 180°C, the device automatically shuts down. Such a condition could exist with improper heat sinking or if the output is shorted to ground. When the junction temperature drops below 150°C, the internal thermal shutdown circuit automatically turns the device back on.

#### thermal information

The THS6032 is available in a thermally-enhanced DWP package and a VFP package, which are members of the PowerPAD family of packages. These packages are constructed using a downset leadframe upon which the die is mounted [see Figure 38(a) and Figure 38(b) for the DWP views]. This arrangement results in the lead frame being exposed as a thermal pad on the underside of the package [see Figure 38(c)]. Because this thermal pad has direct thermal contact with the die, excellent thermal performance can be achieved by providing a good thermal path away from the thermal pad.




NOTE A: The thermal pad is electrically isolated from all terminals in the package.

Figure 38. Views of Thermally Enhanced DWP Package



#### thermal information (continued)

The THS6032 is also available in the MicroStar Junior GQE package. Just like the DWP and VFP packages, the GQE package utilizes the PowerPAD functionality to improve thermal performance. The GQE package is part of the new ball-grid array (BGA) family developed by Texas Instruments (TI). This package allows for even higher density layouts with virtually no loss in thermal performance. Its construction is similar to the DWP and VFP construction (see Figure 39 (a) and (b)), but utilizes the BGA's to transfer the heat away from the die.



NOTE: Shaded areas are part of the thermally conductive path.

Figure 39. Views of Thermally Enhanced GQE Package

The PowerPAD packages allows for both assembly and thermal management in one manufacturing operation. During the surface-mount solder operation (when the leads or balls are being soldered), the thermal areas can also be soldered to a copper area underneath the package. Through the use of thermal paths within this copper area, heat can be conducted away from the package into either a ground plane or other heat dissipating device. This is discussed in more detail in the *PCB design considerations* section of this document.

The PowerPAD package represents a breakthrough in combining the small area and ease of assembly of surface mount with the, heretofore, awkward mechanical methods of heatsinking.

Because of its power dissipation, proper thermal management of the THS6032 is required. There are several ways to properly heatsink all three PowerPAD packages. There are several TI application notes on how to best accomplish the thermal mounting scheme required for each package. For the DWP and VFP packages, refer to the Texas Instruments Technical Brief, *PowerPAD Thermally Enhanced Package*, literature number SLMA002. There is also a more compact technical paper entitled *PowerPad Made Easy*, literature number SLMA004. For the GQE – MicroStar Junior package, refer to the *MicroStar BGA Packaging Reference Guide*, literature number SSYZ015A and the compact version entitled *MicroStar Junior Made Easy*, literature number SSYA009. This literature is available on TI's web site at http://www.ti.com.



# thermal information (continued)

The actual thermal performance achieved with the THS6032 in its PowerPAD package depends on the application. In the previous example, if the size of the internal ground plane is approximately 3 inches  $\times$  3 inches, then the expected thermal coefficient,  $\theta_{JA}$ , is about 21.5°C/W for the DWP package, 37.8°C/W for the GQE package, and 30°C/W for the VFP package. Although the maximum recommended junction temperature  $(T_j)$  is listed as 150°C, performance at this elevated temperature will suffer. To ensure optimal performance, the junction temperature should be kept below 125°C. Above this temperature, distortion will tend to increase. Figure 40 shows the recommended power dissipation with a junction temperature of 125°C. Also shown is what happens if no solder is used to solder the PowerPAD to the PCB. The  $\theta_{JA}$  increases dramatically with a vast reduction in power dissipation. For a given  $\theta_{JA}$  and a maximum junction temperature, the power dissipation is calculated by the following formula:

$$P_{D} = \left(\frac{T_{MAX} - T_{A}}{\theta_{JA}}\right)$$

Where:

P<sub>D</sub> = Power dissipation of THS6032 (watts)

T<sub>MAX</sub> = Maximum junction temperature allowed in the design (125°C recommended)

 $T_A$  = Free-ambient air temperature (°C)

 $\theta_{JA} = \theta_{JC} + \theta_{CA}$ 

 $\theta_{JC}$  = Thermal coefficient from junction to case (DWP =0.37°C/W, GQE = 4.56°C/W,

 $VFP = 1.2^{\circ}C/W$ 

 $\theta_{CA}$  = Thermal coefficient from case to ambient

# MAXIMUM POWER DISSIPATION vs





Figure 40. Maximum Power Dissipation vs Free-Air Temperature



# PCB design considerations

Proper PCB design techniques in two areas are important to assure proper operation of the THS6032. These areas are high-speed layout techniques and thermal-management techniques. Because the THS6032 is a high-speed part, the following guidelines are recommended.

- Ground plane It is essential that a ground plane be used on the board to provide all components with a
  low inductive ground connection. Although a ground connection directly to a terminal of the THS6032 is not
  necessarily required, it is recommended that the thermal pad of the package be tied to ground. This serves
  two functions. It provides a low inductive ground to the device substrate to minimize internal crosstalk and
  it provides the path for heat removal.
- Input stray capacitance To minimize potential problems with amplifier oscillation, the capacitance at the inverting input of the amplifiers must be kept to a minimum. To do this, PCB trace runs to the inverting input must be as short as possible, the ground plane must be removed under any etch runs connected to the inverting input, and external components should be placed as close as possible to the inverting input. This is especially true in the noninverting configuration. An example of this can be seen in Figure 41, which shows what happens when a 2.2 pF capacitor is added to the inverting input terminal in the noninverting configuration. The bandwidth increases dramatically at the expense of peaking. This is because some of the error current is flowing through the stray capacitor instead of the inverting node of the amplifier. While the device is in the inverting mode, stray capacitance at the inverting input has a minimal effect. This is because the inverting node is at a virtual ground and the voltage does not fluctuate nearly as much as in the noninverting configuration. This can be seen in Figure 42, where a 27-pF capacitor adds only 2.5 dB of peaking. In general, as the gain of the system increases, the output peaking due to this capacitor decreases. While this can initially appear to be a faster and better system, overshoot and ringing are more likely to occur under fast transient conditions. So, proper analysis of adding a capacitor to the inverting input node should always be performed for stable operation.



**OUTPUT AMPLITUDE** vs **FREQUENCY** V<sub>CC(H)</sub> = ± 15 V  $C_{i} = 27 pF$ 3  $V_{CC(L)} = \pm 5 \text{ V}$ Gain = -1 2  $\mathsf{R_L} = 25~\Omega$ Output Amplitude – dB 1  $V_0 = 0.2 V_{RMS}$ 0 -1  $C_i = 0 pF$ -2 -3 -4 -5 100 k 10 M 100 M 500 M f - Frequency - Hz 1.1 kΩ  $R_L = 25 \Omega$ 

Figure 42

TEXAS INSTRUMENTS
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

#### PCB design considerations (continued)

- Proper power supply decoupling Use a minimum of a 6.8-μF tantalum capacitor in parallel with a 0.1-μF ceramic capacitor on each supply terminal. It may be possible to share the tantalum among several amplifiers depending on the application, but a 0.1-μF ceramic capacitor should always be used on the supply terminal of every amplifier. In addition, the 0.1-μF capacitor should be placed as close as possible to the supply terminal. As this distance increases, the inductance in the connecting etch makes the capacitor less effective. The designer should strive for distances of less than 0.1 inches between the device power terminal and the ceramic capacitors.
- Differential power supply decoupling The THS6032 was designed for driving low-impedance differential signals. The 25 Ω load which each amplifier drives causes large amounts of currents to flow from amplifier to amplifier. Power supply decoupling for differential current signals must be accounted for to ensure low distortion of the THS6032. By simply connecting a 0.1-μF ceramic capacitor from the +V<sub>CC(H)</sub> pin to the –V<sub>CC(H)</sub> pin, along with another 0.1-μF ceramic capacitor from the +V<sub>CC(L)</sub> pin to the –V<sub>CC(L)</sub> pin, differential current loops will be minimized (see Figure 36). This will help keep the THS6032 operating at peak performance.

### recommended feedback and gain resistor values

As with all current feedback amplifiers, the bandwidth of the THS6032 is an inversely proportional function of the value of the feedback resistor. This can be seen from Figures 1 to 6. The recommended resistors for the optimum frequency response with a  $25-\Omega$  load system can be seen in Table 1. These should be used as a starting point and once optimum values are found, 1% tolerance resistors should be used to maintain frequency response characteristics. For most applications, a feedback resistor value of  $1.3~\mathrm{k}\Omega$  is recommended, which is a good compromise between bandwidth and phase margin that yields a very stable amplifier.

Consistent with current feedback amplifiers, increasing the gain is best accomplished by changing the gain resistor, not the feedback resistor. This is because the bandwidth of the amplifier is dominated by the feedback resistor value and the internal dominant-pole capacitor. The ability to control the amplifier gain independently of the bandwidth constitutes a major advantage of current feedback amplifiers over conventional voltage feedback amplifiers. Therefore, once a frequency response is found suitable to a particular application, adjust the value of the gain resistor to increase or decrease the overall amplifier gain.

Finally, it is important to realize the effects of the feedback resistance on distortion. Increasing the resistance decreases the loop gain and increases the distortion. It is also important to know that decreasing load impedance increases total harmonic distortion (THD). Typically, the third order harmonic distortion increases more than the second order harmonic distortion.

Table 1. Recommended Feedback Resistor Values for 25  $\Omega$  Loads

GAIN	R <sub>f</sub>		
1	1.3 kΩ		
2, -1	1.1 kΩ		
5	820 Ω		
7.8	680 Ω		
10	510 Ω		



#### shutdown control

There are two shutdown pins which control the shutdown for each amplifier of the THS6032. When the shutdown pin signals are low, the THS6032 is active. But, when a shutdown pin is high ( $\geq$ 2 V), the corresponding amplifier is turned off. The shutdown logic is not latched and should always have a signal applied to it. To help ensure a fixed logic state, an internal 50 k $\Omega$  resistor to DGND is utilized. An external resistor, such as a 3.3 k $\Omega$ , to DGND may be added to help improve noise immunity within harsh environments. If no external resistor is utilized and SHDN $_X$  pins are left unconnected, the THS6032 will default to a power-on state. A simplified circuit can be seen in Figure 43.




Figure 43. Simplified THS6032 Shutdown Control Circuit

#### shutdown function

The THS6032 incorporates a shutdown circuit to conserve power. Traditionally when an amplifier is placed into shutdown mode, the input and output circuitry are turned off. This conserves a large amount of power, but the output impedance will be a very high, typically greater than several  $k\Omega$ . This situation does not allow for proper line termination resulting in a severe reduction of the receive signal coming through the transmission line (see Figure 36).

The THS6032 eliminates this problem. When the SHDN $_{\rm X}$  pin voltage is greater than 2 V, the THS6032 enters shutdown mode to conserve power. Unlike the traditional amplifier, the THS6032's output impedance is typically 0.5  $\Omega$  at 1 MHz (see Figure 28). The shutdown mode function results in the proper termination of the line without degradation in performance of the receive signal coming through the transmission line.

There are a few design considerations in order to fully achieve this type of functionality. To better understand these design considerations, it is helpful to examine what is happening inside the THS6032. Figure 44 shows the simplified shutdown components. Notice that there are two similar input stages; the normal input stage consisting of transistors  $Q_1$  through  $Q_4$  and the shutdown input stage consisting of transistors  $Q_{S1}$  through  $Q_{S4}$ . When in shutdown mode, the  $I_{(BIAS-1)}$  and  $I_{(BIAS-2)}$  current sources are turned off. This turns off the normal input stage of the amplifier. The  $I_{(BIAS-S1)}$  and  $I_{(BIAS-S2)}$  current sources are then turned on. The shutdown input stage signals are then fed through the same internal circuitry which the normal input stage drove. This allows for sinking and sourcing large amounts of current at the output of the THS6032 during shutdown operation. The  $Q_{S1}$  through  $Q_{S4}$  transistors are not designed for the performance like the  $Q_1$  through  $Q_4$  transistors because their only function is to amplify the DC ground reference, DGND. A 1-k $\Omega$  resistor connects internally to the output node of the amplifier, which provides a feedback loop in shutdown mode. This forces the output impedance to become very small, making for proper transmission line termination.



# shutdown function (continued)





Figure 44. Simplified THS6032 Input Stages


Because the DGND pin voltage is effectively at a noninverting terminal, any signal or voltage fluctuation at this node is amplified by the THS6032. This could possibly cause a noisy output to appear during shutdown operation. Figure 45 shows the frequency response of the THS6032 due to an input signal at the DGND terminal. The maximum DGND voltage signal which the THS6032 will follow linearly during shutdown operation is less than  $\pm 4$  V. With this dynamic range capability, it is recommended that the DGND pin be as noise-free as possible to ensure proper transmission line termination.



# shutdown function (continued)

The second design consideration is due to transistors  $Q_5$  and  $Q_6$ . These transistors ensure the +IN to -IN voltage separation is less than a  $V_{BE}$  drop (about 0.7 V). This protects the other transistors,  $Q_1$  to  $Q_4$ , from saturating during fast transients. Transistors  $Q_5$  and  $Q_6$  also enhance the slew rate capabilities of the THS6032. When a fast transient is applied to the input, these transistors will quickly apply the currents to the active load stages. A design issue with this setup is that while in shutdown mode, a large enough signal being applied to the input pins may turn on these transistors. Once the input voltage differential between the +IN and -IN pins reaches  $\pm 0.7$ -V, transistors  $Q_5$  and  $Q_6$  turn on applying the difference signal to the rest of the amplifier circuitry. Because these two transistors are designed for much higher performance levels than the shutdown circuitry transistors ( $Q_{S3}$  and  $Q_{S4}$ ), they will become dominant and the difference input signal will be utilized instead of the DGND signal. Because the external negative feedback resistor path is still connected around the amplifier, this difference input signal will be amplified just like a normal amplifier is designed to do (see Figure 46). As long as the +IN and -IN input signals are kept below  $\pm 0.7$  V, the isolation from input-to-output is very high as shown in the Shutdown Isolation vs Frequency graphs (see Figures 30 and 31).

To ensure proper shutdown functionality of the THS6032, it is important to keep the DGND voltage noise-free. Additionally, the +IN and -IN signals should be limited to less than  $\pm 0.7$  V during shutdown mode. This will ensure proper line termination functionality while conserving power.




#### slew rate


The slew rate performance of a current feedback amplifier, like the THS6032, is affected by many different factors. Some of these factors are external to the device, such as amplifier configuration and PCB parasitics, and others are internal to the device, such as available currents and node capacitance. Understanding some of these factors should help the PCB designer arrive at a more optimum circuit with fewer problems.

# slew rate (continued)

Whether the THS6032 is used in an inverting amplifier configuration or a noninverting configuration can impact the output slew rate. Slew rate performance in the inverting configuration is generally faster than the noninverting configuration. This is because in the inverting configuration the input terminals of the amplifier are at a virtual ground and do not significantly change voltage as the input changes. Consequently, the time to charge any capacitance on these input nodes is less than for the noninverting configuration, where the input nodes actually do change in voltage an amount equal to the size of the input step. In addition, any PCB parasitic capacitance on the input nodes degrades the slew rate further simply because there is more capacitance to charge. If the main supply voltage  $V_{\rm CC(H)}$  to the amplifier is reduced, slew rate decreases because there is less current available within the amplifier to charge the capacitance on the input nodes as well as other internal nodes. Also, as the load resistance decreases, the slew rate typically decreases due to the increasing internal currents, which slow down the transitions.

Internally, the THS6032 has other factors that impact the slew rate. The amplifier's behavior during the slew rate transition varies slightly depending upon the rise time of the input. This is because of the way the input stage handles faster and faster input edges. Slew rates (as measured at the amplifier output) of less than about  $1200 \text{ V/}\mu\text{s}$  are processed by the input stage in a very linear fashion. Consequently, the output waveform smoothly transitions between initial and final voltage levels. For slew rates greater than  $1200 \text{ V/}\mu\text{s}$ , additional slew-enhancing transistors present in the input stage (transistors Q5 and Q6 in Figure 44) begin to turn on to support these faster signals. The result is an amplifier with extremely fast slew rate capabilities. The additional aberrations present in the output waveform with these faster slewing input signals are due to the brief saturation of the internal current mirrors. This phenomenon, which typically lasts less than 20 ns, is considered normal operation and is not detrimental to the device in any way. If for any reason this type of response is not desired, then increasing the feedback resistor or slowing down the input signal slew rate reduces the effect.





# noise calculations and noise figure

Noise can cause errors on very small signals. This is especially true for the amplifying small signals. The noise model for current feedback amplifiers (CFB) is the same as voltage feedback amplifiers (VFB). The only difference between the two is that the CFB amplifiers generally specify different current noise parameters for each input, while VFB amplifiers usually only specify one noise current parameter. The noise model is shown in Figure 49. This model includes all of the noise sources as follows:

- $e_n = \text{Amplifier internal voltage noise } (nV/\sqrt{Hz})$
- IN+ = Noninverting current noise (pA/√Hz)
- IN = Inverting current noise (pA/ $\sqrt{\text{Hz}}$ )
- e<sub>Rx</sub> = Thermal voltage noise associated with each resistor (e<sub>Rx</sub> = 4 kTR<sub>x</sub>)




Figure 49. Noise Model

The total equivalent input noise density (eni) is calculated by using the following equation:

$$\mathbf{e}_{ni} = \sqrt{\left(\mathbf{e}_{n}\right)^{2} + \left(\mathsf{IN} + \times \mathsf{R}_{S}\right)^{2} + \left(\mathsf{IN} - \times \left(\mathsf{R}_{F} \, \| \, \mathsf{R}_{G}\right)\right)^{2} + 4 \, \mathsf{kTR}_{S} + 4 \, \mathsf{kT} \left(\mathsf{R}_{F} \, \| \, \mathsf{R}_{G}\right)}$$

Where:

 $k = Boltzmann's constant = 1.380658 \times 10^{-23}$ 

T = Temperature in degrees Kelvin (273  $+^{\circ}$ C)

 $R_F \parallel R_G = Parallel resistance of R_F and R_G$ 

To get the equivalent output noise of the amplifier, just multiply the equivalent input noise density  $(e_{ni})$  by the overall amplifier gain  $(A_V)$ .

$$e_{no} = e_{ni} A_V = e_{ni} \left( 1 + \frac{R_F}{R_G} \right)$$
 (Noninverting Case)



#### APPLICATION INFORMATION

### noise calculations and noise figure (continued)

As the previous equations show, to keep noise at a minimum, small value resistors should be used. As the closed-loop gain is increased (by reducing  $R_G$ ), the input noise is reduced considerably because of the parallel resistance term. This leads to the general conclusion that the most dominant noise sources are the source resistor ( $R_S$ ) and the internal amplifier noise voltage ( $e_n$ ). Because noise is summed in a root-mean-squares method, noise sources smaller than 25% of the largest noise source can be effectively ignored. This can greatly simplify the formula and make noise calculations much easier to calculate.

For more information on noise analysis, please refer to *Noise Analysis in Operational Amplifier Circuits*, literature number SLVA043A

This brings up another noise measurement usually preferred in RF applications, the noise figure (NF). Noise figure is a measure of noise degradation caused by the amplifier. The value of the source resistance must be defined and is typically 50  $\Omega$  in RF applications.

$$NF = 10log \left[ \frac{e_{ni}^{2}}{(e_{Rs})^{2}} \right]$$

Because the dominant noise components are generally the source resistance and the internal amplifier noise voltage, we can approximate noise figure as:

NF = 10log 
$$1 + \frac{\left[\left(e_n\right)^2 + \left(IN + \times R_S\right)^2\right]}{4 \text{ kTR}_S}$$

# noise calculations and noise figure (continued)

Figure 50 shows the noise figure graph for the THS6032.

# **NOISE FIGURE**




Figure 50. Noise Figure vs Source Resistance

# offset voltage

The output offset voltage,  $(V_{OO})$  is the sum of the input offset voltage  $(V_{IO})$  and both input bias currents  $(I_{IB})$  times the corresponding gains. Figure 51 can be used to calculate the output offset voltage.




Figure 51. Output Offset Voltage Model



# general configurations

A common error for the first-time CFB user is to create a unity gain buffer amplifier by shorting the output directly to the inverting input. A CFB amplifier in this configuration oscillates and is not recommended. The THS6032, like all CFB amplifiers, must have a feedback resistor for stable operation. Additionally, placing capacitors directly from the output to the inverting input is not recommended. This is because, at high frequencies, a capacitor has a very low impedance. This results in an unstable amplifier and should not be considered when using a current-feedback amplifier. Because of this, simple low-pass filters, which are easily implemented on a VFB amplifier, have to be designed slightly differently. If filtering is required, simply place an RC-filter at the noninverting terminal of the operational-amplifier (see Figure 52).




Figure 52. Single-Pole Low-Pass Filter

If a multiple pole filter is required, the use of a Sallen-Key filter can work very well with CFB amplifiers. This is because the filtering elements are not in the negative feedback loop and stability is not compromised. Because of their high slew-rates and high bandwidths, CFB amplifiers can create very accurate signals and help minimize distortion. One implementation of the Sallen-Key filter is shown in Figure 53. For more information on Sallen-Key filters, refer to the *Analysis of the Sallen-Key Architecture*, literature number SLOA024A.




Figure 53. 2-Pole Low-Pass Sallen-Key Filter

Another good use for the THS6032 amplifiers is as video distribution amplifiers. One characteristic of distribution amplifiers is the fact that the differential phase (DP) and the differential gain (DG) are compromised as the number of lines increases and the closed-loop gain increases. Be sure to use termination resistors throughout the distribution system to minimize reflections and capacitive loading.

# general configurations (continued)




Figure 54. Video Distribution Amplifier Application

### driving a capacitive load

Driving capacitive loads with high performance amplifiers is not a problem as long as certain precautions are taken. The first is to realize that the THS6032 has been internally compensated to maximize its bandwidth and slew rate performance. When the amplifier is compensated in this manner, capacitive loading directly on the output will decrease the device's phase margin leading to high frequency ringing or oscillations. Therefore, for capacitive loads of greater than 10 pF, it is recommended that a resistor be placed in series with the output of the amplifier, as shown in Figure 55. A minimum value of 10  $\Omega$  should work well for most applications. For example, in ADSL systems, setting the series resistor value to 12.5  $\Omega$  both isolates any capacitance loading and provides the proper line impedance matching at the source end.




Figure 55. Driving a Capacitive Load

#### evaluation board

Evaluation boards are available for the THS6032. Each board has been configured for proper thermal management of the THS6032 depending on package selection. The circuitry has been designed for a typical ADSL application as shown previously in this document. To order the evaluation board, contact your local TI sales office or distributor.




#### **MECHANICAL DATA**

#### DWP (R-PDSO-G\*\*)

#### PowerPAD™ PLASTIC SMALL-OUTLINE PACKAGE

# 20-PIN SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. The package thermal performance may be enhanced by bonding the thermal pad to an external thermal plane. This pad is electrically and thermally connected to the backside of the die and possibly selected leads.


PowerPAD is a trademark of Texas Instruments.



# **MECHANICAL DATA**

# GQE (S-PLGA-N80)

#### **PLASTIC LAND GRID ARRAY**



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. MicroStar Junior LGA™ configuration


MicroStar Junior LGA is a trademark of Texas Instruments.



# **MECHANICAL DATA**

# VFP (S-PQFP-G32)

#### PowerPAD™ PLASTIC QUAD FLATPACK



- NOTES: A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion.
  - D. The package thermal performance may be enhanced by bonding the thermal pad to an external thermal plane. This pad is electrically and thermally connected to the backside of the die and possibly selected leads.
  - E. Falls within JEDEC MS-026

PowerPAD is a trademark of Texas Instruments.



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, license, warranty or endorsement thereof.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations and notices. Representation or reproduction of this information with alteration voids all warranties provided for an associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Resale of TI's products or services with <u>statements different from or beyond the parameters</u> stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Also see: Standard Terms and Conditions of Sale for Semiconductor Products, www.ti.com/sc/docs/stdterms.htm

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265