TMS320F2810, TMS320F2812 Digital Signal Processors

Data Manual

Literature Number: SPRS174H
April 2001 – Revised March 2003

TEXAS INSTRUMENTS

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265

REVISION HISTORY

REVISION	DATE	PRODUCT STATUS	HIGHLIGHTS
H	March 2003	Advance Information	Section 1, Features – added package information to the Temperature Options feature Updated the descriptions of the following signals in Table 2–2, Signal Descriptions: – X1/XCLKIN, XCLKOUT, TESTSEL, $\overline{XRS}$, TEST1, TEST2, ADCREFM, ADCBGREFIN, V_{DD}, GPIOF14 Table 2–2, Signal Descriptions – updated footnote about typical drive strength Updated the following sections: – Section 3.2.19, 32-Bit CPU-Timers (0, 1, 2) – Section 3.9, PLL-Based Clock Module: – replaced “4096 XCLKIN cycles” with “131 072 XCLKIN cycles” – Section 3.12, Low-Power Modes Block – added note about state of output pins – Section 4.2, Event Manager Modules (EVA, EVB) – Section 4.2.3, Programmable Deadband Generator – Section 4.3, Enhanced Analog-to-Digital Converter (ADC) Module – in paragraph starting with “To obtain the specified accuracy of the ADC, proper ...”, changed “the ADC module power pins (such as V_{CCA}, V_{REFHI}, and V_{SSA})” to “the ADC module power pins (V_{DDA1}/V_{DDA2}, $AV_{DDREFBG}$)” – Section 4.8, GPIO Mux – added note below Figure 4–11, Modes of Operation – Section 5, Development Support – Section 6, Documentation Support – Section 7.1, Absolute Maximum Ratings – added $AV_{DDREFBG}$ to “Supply voltage range” – changed “Operating free-air temperature ranges, T_A” to “Operating case temperature ranges, T_C” – added package information to “Operating case temperature ranges, T_C” – added footnote about long-term high-temperature storage and/or extended use at maximum recommended operating conditions – Section 7.2, Recommended Operating Conditions – removed 0 V from the MIN and MAX columns of V_{SS} – added $AV_{DDREFBG}$ to “ADC supply voltage” – changed “T_A, Free-air temperature” to “T_C, Case temperature” – revised † and ‡ footnotes – Section 7.3, Electrical Characteristics Over Recommended Operating Conditions – Section 7.4, Current Consumption by Power-Supply Pins Over Recommended Operating Conditions During Low-Power Modes at 150-MHz SYSCLKOUT – revised footnote (Continued on next page)

REVISION HISTORY (CONTINUED)

REVISION	DATE	PRODUCT STATUS	HIGHLIGHTS
H (Continued)	March 2003	Advance Information	Updated the following sections: – Section 7.5, Power Sequencing Requirements: – Option 1: changed V_{DDA1}/V_{DDA2} to $V_{DDA1}/V_{DDA2}/AV_{DDREFBG}$ – Option 2: changed V_{DDA1}/V_{DDA} to $V_{DDA1}/V_{DDA2}/AV_{DDREFBGBG}$ – Power-Down Sequencing: changed “(8 μs, typical)” to “(8 μs, minimum)” – Section 7.18.1, Absolute Maximum Ratings – added $AV_{DDREFBG}$ to supply voltage range – added footnote about diode clamp protection – Section 7.18.3, Current Consumption for Different ADC Configurations – added footnote defining I_{DDA} – Section 7.18.5.1, Reference Voltage – replaced “VREFP” with “ADCVREFP” – replaced “VREFM” with “ADCVREFM” Updated the following figures: – Figure 3–2, F2812 Memory Map – changed “0x00 1000” to “0x00 0E00” – Figure 3–3, F2810 Memory Map – changed “0x00 1000” to “0x00 0E00” – Figure 3–13, Watchdog Module – added $\overline{WDRST}$ and removed note about silicon revision implementation – revised footnote about $\overline{WDRST}$ signal – Figure 4–2, CPU-Timer Interrupts Signals and Output Signal: – updated CPU-Timer 1 block – Figure 4–11, Modes of Operation – deleted the Pre-Scale block – revised footnote about qualification of selected input signals – Figure 7–7, Power-on Reset in Microcomputer Mode ($XMP/\overline{MC} = 0$) – added footnote defining V_{DDAn} – Figure 7–10, Effect of Writing Into PLLCR Register – replaced “4096 XCLKIN Cycles” with “131 072 XCLKIN Cycles” – revised footnote (Continued on next page)

REVISION HISTORY (CONTINUED)

REVISION	DATE	PRODUCT STATUS	HIGHLIGHTS
H (Continued)	March 2003	Advance Information	Updated the following tables: – Table 3–7, Device Emulation Registers – Table 3–9, DEVICEID Register Bit Definitions – Table 3–16, Interrupt Vector Table Mapping – Table 7–7, XCLKOUT Switching Characteristics (PLL Bypassed or Enabled) – changed MAX t_p from $4096t_{c(CI)}$ ns to $131\,072t_{c(CI)}$ ns – revised footnote about future silicon revisions – Table 7–17, DC Specifications: – deleted TEST CONDITIONS column – changed “Accuracy, V_{REFP}” to “Accuracy, $ADCV_{REFP}$” – changed “Accuracy, V_{REFM}” to “Accuracy, $ADCV_{REFM}$” – added MIN and MAX values for “Input voltage difference, ADCREFP – ADCREFM” – added footnote about internal band gap reference – Table 7–19, ADC Power-Up Delays: – changed MIN and TYP values of both parameters Added the following: – Section 7.18.4, ADC Power-Up Control Bit Timing – Figure 7–1, F2812/F2810 Typical Power-Up and Power-Down Sequence – Option 2 – Table 8–1, Thermal Resistance Characteristics for 179-GHH – Table 8–2, Thermal Resistance Characteristics for 176-PGF – Table 8–3, Thermal Resistance Characteristics for 128-PBK Removed the following section (section number is that in Revision G): – Section 3.11.1, Emulation Considerations Removed the following tables (table numbers are those in Revision G): – Table 3–35, WDCNTR Register Bit Definitions – Table 3–36, WDKEY Register Bit Definitions – Table 3–37, WDCR Register Bit Definitions – Table 4–11, EXTCONA Register Bit Definitions

REVISION HISTORY (CONTINUED)

REVISION	DATE	PRODUCT STATUS	HIGHLIGHTS
G	January 2003	Advance Information	Converted Data Sheet to Data Manual format. Added electrical characteristic data. Document product status is now Advance Information. Updated descriptions of the following signals in Table 2–2, Signal Descriptions: – X1/XCLKIN, XCLKOUT, ADCREFP, ADCREFM, V_{DDAIO}, V_{SSAIO}, V_{DD3VFL}, GPIOF14 Updated footnote about drive strength in Table 2–2, Signal Descriptions. Updated Figure 3–1, Functional Block Diagram. Updated Figure 3–2, F2812 Memory Map. Updated Figure 3–3, F2810 Memory Map. Updated Table 3–3, Wait States. Updated the following sections: – Section 1, Features: – ADC – Section 2.4, Signal Descriptions – Section 3.2.6, Flash – Section 3.2.10, Security – Section 3.5.1, Timing Registers – Section 3.6.2, PIE Vector Map – Section 3.8, OSC and PLL Block – Section 3.9, PLL-Based Clock Module – Section 3.10, External Reference Oscillator Clock Option – Section 4.3, Enhanced Analog-to-Digital Converter (ADC) Module – Section 4.5, Multichannel Buffered Serial Port (McBSP) Module – Section 4.6, Serial Communications Interface (SCI) Module – Section 4.7, Serial Peripheral Interface (SPI) Module – Section 4.8, GPIO Mux – Section 5, Development Support – Section 7.1, Absolute Maximum Ratings – Section 7.2, Recommended Operating Conditions – Section 7.3, Electrical Characteristics Over Recommended Operating Free-Air Temperature Ranges – Section 7.5, Power Sequencing Requirements (Continued on next page)

REVISION HISTORY (CONTINUED)

REVISION	DATE	PRODUCT STATUS	HIGHLIGHTS
G (Continued)	January 2003	Advance Information	Removed the following sections: – Section 3.5.2, XINTCNF2 Register – Section 3.5.3, XBANK Register Updated description of REVID in Table 3–9, DEVICEID Register Bit Definitions. Updated Table 3–18, PIE Vector Table. Updated type and description of the PIEACK bit in Table 3–21, PIEACK Register Bit Definitions. Updated description of the LSPCLK bit in Table 3–32, LOSPCP Register Bit Definitions. Updated Figure 3–11, OSC and PLL Block. Updated Figure 3–12, Recommended Crystal / Clock Connection. Updated Table 3–28, PLL, Clocking, Watchdog, and Low-Power Mode Registers. Updated description of the WDOVERRIDE bit in Table 3–30, SCSR Register Bit Definitions. Updated description of the HSPCLK bit in Table 3–31, HISPCP Register Bit Definitions. Added Table 3–34, Possible PLL Configuration Modes. Updated Figure 3–13, Watchdog Module. Updated Table 3–37, WDCR Register Bit Definitions. Updated Figure 4–5, ADC Pin Connections (Preliminary). Added Table 4–13, 3.3-V eCAN Transceivers for the TMS320F28x DSPs. Updated Table 4–12, ADC Registers. Updated Figure 4–7, eCAN Memory Map. Updated Table 4–18, SPI Registers. Updated Table 4–22, GPAQUAL Register Bit Definitions. Updated Table 4–29, GPFMUX, GPFDIR Register Bit Defintions.

Contents

Section Page

Section Page

List of Figures

Figure *Page*

List of Tables

Table Page

1 Features

- High-Performance Static CMOS Technology
  - 150 MHz (6.67-ns Cycle Time)
  - Low-Power (1.8-V Core, 3.3-V I/O) Design
  - 3.3-V Flash Programming Voltage
- JTAG Boundary Scan Support†
- High-Performance 32-Bit CPU (TMS320C28x)
  - 16 x 16 and 32 x 32 MAC Operations
  - 16 x 16 Dual MAC
  - Harvard Bus Architecture
  - Atomic Operations
  - Fast Interrupt Response and Processing
  - Unified Memory Programming Model
  - 4M Linear Program Address Reach
  - 4M Linear Data Address Reach
  - Code-Efficient (in C/C++ and Assembly)
  - TMS320F24x/LF240x Processor Source Code Compatible
- On-Chip Memory
  - Up to 128K x 16 Flash (Four 8K x 16 and Six 16K x 16 Sectors)
  - 1K x 16 OTP ROM
  - L0 and L1: 2 Blocks of 4K x 16 Each Single-Access RAM (SARAM)
  - H0: 1 Block of 8K x 16 SARAM
  - M0 and M1: 2 Blocks of 1K x 16 Each SARAM
- Boot ROM (4K x 16)
  - With Software Boot Modes
  - Standard Math Tables
- External Interface (F2812)
  - Up to 1M Total Memory
  - Programmable Wait States
  - Programmable Read/Write Strobe Timing
  - Three Individual Chip Selects
- Clock and System Control
  - Dynamic PLL Ratio Changes Supported
  - On-Chip Oscillator
  - Watchdog Timer Module
- Three External Interrupts
- Peripheral Interrupt Expansion (PIE) Block That Supports 45 Peripheral Interrupts
- 128-Bit Security Key/Lock
  - Protects Flash/OTP and L0/L1 SARAM
  - Prevents Firmware Reverse Engineering
- Three 32-Bit CPU-Timers
- Motor Control Peripherals
  - Two Event Managers (EVA, EVB)
  - Compatible to 240xA Devices
- Serial Port Peripherals
  - Serial Peripheral Interface (SPI)
  - Two Serial Communications Interfaces (SCIs), Standard UART
  - Enhanced Controller Area Network (eCAN)
  - Multichannel Buffered Serial Port (McBSP) With SPI Mode
- 12-Bit ADC, 16 Channels
  - 2 x 8 Channel Input Multiplexer
  - Two Sample-and-Hold
  - Single/Simultaneous Conversions
  - Fast Conversion Rate: 80 ns/12.5 MSPS
- Up to 56 Individually Programmable, Multiplexed General-Purpose Input/Output (GPIO) Pins
- Advanced Emulation Features
  - Analysis and Breakpoint Functions
  - Real-Time Debug via Hardware
- Development Tools Include
  - ANSI C/C++ Compiler/Assembler/Linker
  - Supports TMS320C24x™/240x Instructions
  - Code Composer Studio™ IDE
  - DSP/BIOS™
  - JTAG Scan Controllers† [Texas Instruments (TI) or Third-Party]
  - Evaluation Modules
  - Broad Third-Party Digital Motor Control Support
- Low-Power Modes and Power Savings
  - IDLE, STANDBY, HALT Modes Supported
  - Disable Individual Peripheral Clocks
- Package Options
  - 179-Ball MicroStar BGA™ With External Memory Interface (GHH) (F2812)
  - 176-Pin Low-Profile Quad Flatpack (LQFP) With External Memory Interface (PGF) (F2812)
  - 128-Pin LQFP Without External Memory Interface (PBK) (F2810)
- Temperature Options:
  - A: –40°C to 85°C (GHH, PGF, PBK)
  - S: –40°C to 125°C (PGF, PBK)

ADVANCE INFORMATION

TMS320C24x, Code Composer Studio, DSP/BIOS, and MicroStar BGA are trademarks of Texas Instruments.
All trademarks are the property of their respective owners.
† IEEE Standard 1149.1–1990, IEEE Standard Test-Access Port

2 Introduction

This section provides a summary of each device's features, lists the pin assignments, and describes the function of each pin. This document also provides detailed descriptions of peripherals, electrical specifications, parameter measurement information, and mechanical data about the available packaging.

2.1 Description

The TMS320F2810 and TMS320F2812 devices, members of the TMS320C28x™ DSP generation, are highly integrated, high-performance solutions for demanding control applications. The functional blocks and the memory maps are described in Section 3, Functional Overview.

Throughout this document, TMS320F2810 and TMS320F2812 are abbreviated as F2810 and F2812, respectively.

2.2 Device Summary

Table 2–1 provides a summary of each device's features.

Table 2–1. Hardware Features

FEATURE	F2810	F2812
Instruction Cycle (at 150 MHz)	6.67 ns	6.67 ns
Single-Access RAM (SARAM) (16-bit word)	18K	18K
3.3-V On-Chip Flash (16-bit word)	64K	128K
Code Security for On-Chip Flash/SARAM	Yes	Yes
Boot ROM	Yes	Yes
OTP ROM	Yes	Yes
External Memory Interface	—	Yes
Event Managers A and B (EVA and EVB)	EVA, EVB	EVA, EVB
• General-Purpose (GP) Timers	4	4
• Compare (CMP)/PWM	16	16
• Capture (CAP)/QEP Channels	6/2	6/2
Watchdog Timer	Yes	Yes
12-Bit ADC	Yes	Yes
• Channels	16	16
32-Bit CPU Timers	3	3
SPI	Yes	Yes
SCIA, SCIB	SCIA, SCIB	SCIA, SCIB
CAN	Yes	Yes
McBSP	Yes	Yes
Digital I/O Pins (Shared)	56	56
External Interrupts	3	3
Supply Voltage	1.8-V Core, 3.3-V I/O	1.8-V Core, 3.3-V I/O
Packaging	128-pin PBK	179-ball GHH 176-pin PGF
Product Status: Product Preview (PP) Advance Information (AI) Production Data (PD)	AI	AI

TMS320C28x is a trademark of Texas Instruments.

ADVANCE INFORMATION

2.3 Pin Assignments

Figure 2–1 illustrates the ball locations for the 179-ball GHH ball grid array (BGA) package. Figure 2–2 shows the pin assignments for the 176-pin PGF low-profile quad flatpack (LQFP) and Figure 2–3 shows the pin assignments for the 128-pin PBK LQFP. Table 2–2 describes the function(s) of each pin.

2.3.1 Terminal Assignments for the GHH Package

See Table 2–2 for a description of each terminal's function(s).



Figure 2–1. TMS320F2812 179-Ball GHH MicroStar BGA™ (Bottom View)

ADVANCE INFORMATION

2.3.2 Pin Assignments for the PGF Package

The TMS320F2812 176-pin PGF low-profile quad flatpack (LQFP) pin assignments are shown in Figure 2–2. See Table 2–2 for a description of each pin's function(s).



Figure 2–2. TMS320F2812 176-Pin PGF LQFP (Top View)

2.3.3 Pin Assignments for the PBK Package

The TMS320F2810 128-pin PBK low-profile quad flatpack (LQFP) pin assignments are shown in Figure 2–3. See Table 2–2 for a description of each pin's function(s).



Figure 2–3. TMS320F2810 128-Pin PBK LQFP (Top View)

ADVANCE INFORMATION

2.4 Signal Descriptions

Table 2–2 specifies the signals on the F2810 and F2812 devices. All digital inputs are TTL-compatible. All outputs are 3.3 V with CMOS levels. Inputs are not 5-V tolerant. A 100-µA (or 20-µA) pullup/pulldown is used.

Table 2–2. Signal Descriptions†

NAME	PIN NO.			I/O/Z‡	PU/PD§	DESCRIPTION
	179-PIN GHH	176-PIN PGF	128-PIN PBK			
XINTF SIGNALS (F2812 ONLY)						
XA[18]	D7	158	–	O/Z	–	19-bit XINTF Address Bus
XA[17]	B7	156	–	O/Z	–	
XA[16]	A8	152	–	O/Z	–	
XA[15]	B9	148	–	O/Z	–	
XA[14]	A10	144	–	O/Z	–	
XA[13]	E10	141	–	O/Z	–	
XA[12]	C11	138	–	O/Z	–	
XA[11]	A14	132	–	O/Z		
XA[10]	C12	130	–	O/Z	–	
XA[9]	D14	125	–	O/Z	–	
XA[8]	E12	121	–	O/Z	–	
XA[7]	F12	118	–	O/Z	–	
XA[6]	G14	111	–	O/Z	–	
XA[5]	H13	108	–	O/Z	–	
XA[4]	J12	103	–	O/Z	–	
XA[3]	M11	85	–	O/Z	–	
XA[2]	N10	80	–	O/Z	–	
XA[1]	M2	43	–	O/Z	–	
XA[0]	G5	18	–	O/Z		
XD[15]	A9	147	–	I/O/Z	PU	16-bit XINTF Data Bus
XD[14]	B11	139	–	I/O/Z	PU	
XD[13]	J10	97	–	I/O/Z	PU	
XD[12]	L14	96	–	I/O/Z	PU	
XD[11]	N9	74	–	I/O/Z	PU	
XD[10]	L9	73	–	I/O/Z	PU	
XD[9]	M8	68	–	I/O/Z	PU	
XD[8]	P7	65	–	I/O/Z	PU	
XD[7]	L5	54	–	I/O/Z	PU	
XD[6]	L3	39	–	I/O/Z	PU	
XD[5]	J5	36	–	I/O/Z	PU	
XD[4]	K3	33	–	I/O/Z	PU	
XD[3]	J3	30	–	I/O/Z	PU	
XD[2]	H5	27	–	I/O/Z	PU	
XD[1]	H3	24	–	I/O/Z	PU	
XD[0]	G3	21	–	I/O/Z	PU	

† Typical drive strength of the output buffer for all pins [except TDO, XCLKOUT, XF, XINTF, EMU0, and EMU1 pins] is 4 mA typical.
‡ I = Input, O = Output, Z = High impedance
§ PU = pin has internal pullup; PD = pin has internal pulldown

Table 2–2. Signal Descriptions† (Continued)

NAME	PIN NO.			I/O/Z‡	PU/PD§	DESCRIPTION
	179-PIN GHH	176-PIN PGF	128-PIN PBK			
XINTF SIGNALS (F2812 ONLY) (CONTINUED)						
XMP/$\overline{MC}$	F1	17	–	I	PD	Microprocessor/Microcomputer Mode Select. Switches between microprocessor and microcomputer mode. When high, Zone 7 is enabled on the external interface. When low, Zone 7 is disabled from the external interface, and on-chip boot ROM may be accessed instead. This signal is latched into the XINTCNF2 register on a reset and the user can modify this bit in software. The state of the XMP/$\overline{MC}$ pin is ignored after reset.
$\overline{XHOLD}$	E7	159	–	I	PU	External DMA Hold Request. $\overline{XHOLD}$, when active (low), requests the XINTF to release the external bus and place all buses and strobes into a high-impedance state. The XINTF will release the bus when any current access is complete and there are no pending accesses on the XINTF. This signal is an asynchronous input and is synchronized by XTIMCLK.
$\overline{XHOLDA}$	K10	82	–	O/Z	–	External DMA Hold Acknowledge. $\overline{XHOLDA}$ is driven active (low) when the XINTF has granted a $\overline{XHOLD}$ request. All XINTF buses and strobe signals will be in a high-impedance state. $\overline{XHOLDA}$ is released when the $\overline{XHOLD}$ signal is released. External devices should only drive the external bus when $\overline{XHOLDA}$ is active (low).
$\overline{XZCS0AND1}$	P1	44	–	O/Z	–	XINTF Zone 0 and Zone 1 Chip Select. $\overline{XZCS0AND1}$ is active (low) when an access to the XINTF Zone 0 or Zone 1 is performed.
$\overline{XZCS2}$	P13	88	–	O/Z	–	XINTF Zone 2 Chip Select. $\overline{XZCS2}$ is active (low) when an access to the XINTF Zone 2 is performed.
$\overline{XZCS6AND7}$	B13	133	–	O/Z	–	XINTF Zone 6 and Zone 7 Chip Select. $\overline{XZCS6AND7}$ is active (low) when an access to the XINTF Zone 6 or Zone 7 is performed.
$\overline{XWE}$	N11	84	–	O/Z	–	Write Enable. Active-low write strobe. The write strobe waveform is specified, per zone basis, by the Lead, Active, and Trail periods in the XTIMINGx registers.
$\overline{XRD}$	M3	42	–	O/Z	–	Read Enable. Active-low read strobe. The read strobe waveform is specified, per zone basis, by the Lead, Active, and Trail periods in the XTIMINGx registers. NOTE: The $\overline{XRD}$ and $\overline{XWE}$ signals are mutually exclusive.
XR/$\overline{W}$	N4	51	–	O/Z	–	Read Not Write Strobe. Normally held high. When low, XR/$\overline{W}$ indicates write cycle is active; when high, XR/$\overline{W}$ indicates read cycle is active.

† Typical drive strength of the output buffer for all pins [except TDO, XCLKOUT, XF, XINTF, EMU0, and EMU1 pins] is 4 mA typical.
‡ I = Input, O = Output, Z = High impedance
§ PU = pin has internal pullup; PD = pin has internal pulldown

Table 2–2. Signal Descriptions† (Continued)

NAME	PIN NO.			I/O/Z‡	PU/PD§	DESCRIPTION
	179-PIN GHH	176-PIN PGF	128-PIN PBK			
XINTF SIGNALS (F2812 ONLY) (CONTINUED)						
XREADY	B6	161	–	I	PU	Input Ready Signal. Indicates peripheral is ready to complete the access when asserted to 1. XREADY can be configured to be a synchronous or an asynchronous input. In synchronous mode, the XINTF interface block will require XREADY to be valid one XTIMCLK clock cycle before the end of the active period. In asynchronous mode, the XINTF interface block will sample XREADY three XTIMCLK clock cycles before the end of the active period. XREADY is sampled at the XTIMCLK rate independent of the XCLKOUT mode.
JTAG AND MISCELLANEOUS SIGNALS						
X1/XCLKIN	K9	77	58	I		Oscillator Input – input of the internal oscillator. This pin is also used to feed an external clock. The 28x can be operated with an external clock source, provided that the proper voltage levels be driven on the X1/XCLKIN pin. It should be noted that the X1/XCLKIN pin is referenced to the device core digital power supply (V_{DD}), rather than the 3.3-V I/O supply (V_{DDIO}). A clamping diode may be used to clamp a buffered clock signal to ensure that the logic-high level does not exceed V_{DD} (1.8 V or 1.9 V).
X2	M9	76	57	I		Oscillator Output
XCLKOUT	F11	119	87	O	–	Single output clock derived from SYSCLKOUT to be used for on-chip and off-chip wait-state generation and as a general-purpose clock source. XCLKOUT is either the same frequency, 1/2 the frequency, or 1/4 the frequency of SYSCLKOUT. At reset, XCLKOUT = SYSCLKOUT/4.
TESTSEL	A13	134	97	I	PD	Test Pin. Reserved for TI. Must be connected to ground.
$\overline{\text{XRS}}$	D6	160	113	I/O	PU	Device Reset (in) and Watchdog Reset (out). Device reset. $\overline{\text{XRS}}$ causes the device to terminate execution. The PC will point to the address contained at the location 0x3FFFC0. When $\overline{\text{XRS}}$ is brought to a high level, execution begins at the location pointed to by the PC. This pin is driven low by the DSP when a watchdog reset occurs. During watchdog reset, the $\overline{\text{XRS}}$ pin will be driven low for the watchdog reset duration of 512 XCLKIN cycles. The output buffer of this pin is an open-drain with an internal pullup (100 µA, typical). It is recommended that this pin be driven by an open-drain device.
TEST1	M7	67	51	I/O	–	Test Pin. Reserved for TI. Must be left unconnected.
TEST2	N7	66	50	I/O	–	Test Pin. Reserved for TI. Must be left unconnected.

† Typical drive strength of the output buffer for all pins [except TDO, XCLKOUT, XF, XINTF, EMU0, and EMU1 pins] is 4 mA typical.
‡ I = Input, O = Output, Z = High impedance
§ PU = pin has internal pullup; PD = pin has internal pulldown

Table 2–2. Signal Descriptions† (Continued)

NAME	PIN NO.			I/O/Z‡	PU/PD§	DESCRIPTION
	179-PIN GHH	176-PIN PGF	128-PIN PBK			
JTAG						
$\overline{\text{TRST}}$	B12	135	98	I	PD	JTAG test reset with internal pulldown. $\overline{\text{TRST}}$, when driven high, gives the scan system control of the operations of the device. If this signal is not connected or driven low, the device operates in its functional mode, and the test reset signals are ignored. NOTE: Do not use pullup resistors on $\overline{\text{TRST}}$; it has an internal pulldown device. In a low-noise environment, $\overline{\text{TRST}}$ can be left floating. In a high-noise environment, an additional pulldown resistor may be needed. The value of this resistor should be based on drive strength of the debugger pods applicable to the design. A 2.2-kΩ resistor generally offers adequate protection. Since this is application-specific, it is recommended that each target board is validated for proper operation of the debugger and the application.
TCK	A12	136	99	I	PU	JTAG test clock with internal pullup
TMS	D13	126	92	I	PU	JTAG test-mode select (TMS) with internal pullup. This serial control input is clocked into the TAP controller on the rising edge of TCK.
TDI	C13	131	96	I	PU	JTAG test data input (TDI) with internal pullup. TDI is clocked into the selected register (instruction or data) on a rising edge of TCK.
TDO	D12	127	93	O/Z	–	JTAG scan out, test data output (TDO). The contents of the selected register (instruction or data) is shifted out of TDO on the falling edge of TCK.
EMU0	D11	137	100	I/O/Z	PU	Emulator I/O #0 with internal pullup. When $\overline{\text{TRST}}$ is driven high, this pin is used as an interrupt to or from the emulator system and is defined as input/output through the JTAG scan.
EMU1	C9	146	105	I/O/Z	PU	Emulator pin 1. Emulator pin 1 disables all outputs. When $\overline{\text{TRST}}$ is driven high, EMU1 is used as an interrupt to or from the emulator system and is defined as an input/output through the JTAG scan.
ADC ANALOG INPUT SIGNALS						
ADCINA7	B5	167	119	I		8-Channel Analog Inputs for Sample-and-Hold A
ADCINA6	D5	168	120	I		
ADCINA5	E5	169	121	I		
ADCINA4	A4	170	122	I		
ADCINA3	B4	171	123	I		
ADCINA2	C4	172	124	I		
ADCINA1	D4	173	125	I		
ADCINA0	A3	174	126	I		

† Typical drive strength of the output buffer for all pins [except TDO, XCLKOUT, XF, XINTF, EMU0, and EMU1 pins] is 4 mA typical.
‡ I = Input, O = Output, Z = High impedance
§ PU = pin has internal pullup; PD = pin has internal pulldown

Table 2–2. Signal Descriptions† (Continued)

NAME	PIN NO.			I/O/Z‡	PU/PD§	DESCRIPTION
	179-PIN GHH	176-PIN PGF	128-PIN PBK			
ADC ANALOG INPUT SIGNALS (CONTINUED)						
ADCINB7	F5	9	9	I		8-Channel Analog Inputs for Sample-and-Hold B
ADCINB6	D1	8	8	I		
ADCINB5	D2	7	7	I		
ADCINB4	D3	6	6	I		
ADCINB3	C1	5	5	I		
ADCINB2	B1	4	4	I		
ADCINB1	C3	3	3	I		
ADCINB0	C2	2	2	I		
ADCREFP	E2	11	11	O		ADC Voltage Reference Output (2 V). Requries a low ESR (50 mΩ – 1.5 Ω) ceramic bypass capacitor of 10 μF to analog ground.
ADCREFM	E4	10	10	O		ADC Voltage Reference Output (1 V). Requries a low ESR (50 mΩ – 1.5 Ω) ceramic bypass capacitor of 10 μF to analog ground.
ADCRESEXT	F2	16	16	O		ADC External Current Bias Resistor (24.9 kΩ)
ADCBGREFIN	E6	164	116	I		Test Pin. Reserved for TI. Must be left unconnected.
AVSSREFBG	E3	12	12	I		ADC Analog GND
AVDDREFBG	E1	13	13	I		ADC Analog Power (3.3-V)
ADCLO	B3	175	127	I		Common Low Side Analog Input
V_{SSA1}	F3	15	15	I		ADC Analog GND
V_{SSA2}	C5	165	117	I		ADC Analog GND
V_{DDA1}	F4	14	14	I		ADC Analog 3.3-V Supply
V_{DDA2}	A5	166	118	I		ADC Analog 3.3-V Supply
V_{SS1}	C6	163	115	I		ADC Digital GND
V_{DD1}	A6	162	114	I		ADC Digital 1.8-V Supply
V_{DDAIO}	B2	1	1			3.3-V Analog I/O Power Pin
V_{SSAIO}	A2	176	128			Analog I/O Ground Pin

† Typical drive strength of the output buffer for all pins [except TDO, XCLKOUT, XF, XINTF, EMU0, and EMU1 pins] is 4 mA typical.
‡ I = Input, O = Output, Z = High impedance
§ PU = pin has internal pullup; PD = pin has internal pulldown

Table 2–2. Signal Descriptions† (Continued)

NAME	PIN NO.			I/O/Z‡	PU/PD§	DESCRIPTION
	179-PIN GHH	176-PIN PGF	128-PIN PBK			
POWER SIGNALS						
V_{DD}	H1	23	20			1.8-V or 1.9-V Core Digital Power Pins. See Section 7.2, Recommended Operating Conditions, for voltage requirements.
V_{DD}	L1	37	29			
V_{DD}	P5	56	42			
V_{DD}	P9	75	56			
V_{DD}	P12	–	63			
V_{DD}	K12	100	74			
V_{DD}	G12	112	82			
V_{DD}	C14	128	94			
V_{DD}	B10	143	102			
V_{DD}	C8	154	110			
V_{SS}	G4	19	17			Core and Digital I/O Ground Pins
V_{SS}	K1	32	26			
V_{SS}	L2	38	30			
V_{SS}	P4	52	39			
V_{SS}	K6	58	–			
V_{SS}	P8	70	53			
V_{SS}	M10	78	59			
V_{SS}	L11	86	62			
V_{SS}	K13	99	73			
V_{SS}	J14	105	–			
V_{SS}	G13	113	–			
V_{SS}	E14	120	88			
V_{SS}	B14	129	95			
V_{SS}	D10	142	–			
V_{SS}	C10	–	103			
V_{SS}	B8	153	109			
V_{DDIO}	J4	31	25			3.3-V I/O Digital Power Pins
V_{DDIO}	L7	64	49			
V_{DDIO}	L10	81	–			
V_{DDIO}	N14	–	–			
V_{DDIO}	G11	114	83			
V_{DDIO}	E9	145	104			
V_{DD3VFL}	N8	69	52			3.3-V Flash core Power Pin. This pin should be connected to 3.3 V at all times after power-up sequence requirements have been met.

† Typical drive strength of the output buffer for all pins [except TDO, XCLKOUT, XF, XINTF, EMU0, and EMU1 pins] is 4 mA typical.
‡ I = Input, O = Output, Z = High impedance
§ PU = pin has internal pullup; PD = pin has internal pulldown

Table 2–2. Signal Descriptions† (Continued)

GPIO	PERIPHERAL SIGNAL	PIN NO.			I/O/Z‡	PU/PD§	DESCRIPTION
		179-PIN GHH	176-PIN PGF	128-PIN PBK			
GPIO OR PERIPHERAL SIGNALS							
GPIOA OR EVA SIGNALS							
GPIOA0	PWM1 (O)	M12	92	68	I/O/Z	PU	GPIO or PWM Output Pin #1
GPIOA1	PWM2 (O)	M14	93	69	I/O/Z	PU	GPIO or PWM Output Pin #2
GPIOA2	PWM3 (O)	L12	94	70	I/O/Z	PU	GPIO or PWM Output Pin #3
GPIOA3	PWM4 (O)	L13	95	71	I/O/Z	PU	GPIO or PWM Output Pin #4
GPIOA4	PWM5 (O)	K11	98	72	I/O/Z	PU	GPIO or PWM Output Pin #5
GPIOA5	PWM6 (O)	K14	101	75	I/O/Z	PU	GPIO or PWM Output Pin #6
GPIOA6	T1PWM_T1CMP (I)	J11	102	76	I/O/Z	PU	GPIO or Timer 1 Output
GPIOA7	T2PWM_T2CMP (I)	J13	104	77	I/O/Z	PU	GPIO or Timer 2 Output
GPIOA8	CAP1_QEP1 (I)	H10	106	78	I/O/Z	PU	GPIO or Capture Input #1
GPIOA9	CAP2_QEP2 (I)	H11	107	79	I/O/Z	PU	GPIO or Capture Input #2
GPIOA10	CAP3_QEPI1 (I)	H12	109	80	I/O/Z	PU	GPIO or Capture Input #3
GPIOA11	TDIRA (I)	F14	116	85	I/O/Z	PU	GPIO or Timer Direction
GPIOA12	TCLKINA (I)	F13	117	86	I/O/Z	PU	GPIO or Timer Clock Input
GPIOA13	$\overline{\text{C1TRIP}}$ (I)	E13	122	89	I/O/Z	PU	GPIO or Compare 1 Output Trip
GPIOA14	$\overline{\text{C2TRIP}}$ (I)	E11	123	90	I/O/Z	PU	GPIO or Compare 2 Output Trip
GPIOA15	$\overline{\text{C3TRIP}}$ (I)	F10	124	91	I/O/Z	PU	GPIO or Compare 3 Output Trip
GPIOB OR EVB SIGNALS							
GPIOB0	PWM7 (O)	N2	45	33	I/O/Z	PU	GPIO or PWM Output Pin #7
GPIOB1	PWM8 (O)	P2	46	34	I/O/Z	PU	GPIO or PWM Output Pin #8
GPIOB2	PWM9 (O)	N3	47	35	I/O/Z	PU	GPIO or PWM Output Pin #9
GPIOB3	PWM10 (O)	P3	48	36	I/O/Z	PU	GPIO or PWM Output Pin #10
GPIOB4	PWM11 (O)	L4	49	37	I/O/Z	PU	GPIO or PWM Output Pin #11
GPIOB5	PWM12 (O)	M4	50	38	I/O/Z	PU	GPIO or PWM Output Pin #12
GPIOB6	T3PWM_T3CMP (I)	K5	53	40	I/O/Z	PU	GPIO or Timer 3 Output
GPIOB7	T4PWM_T4CMP (I)	N5	55	41	I/O/Z	PU	GPIO or Timer 4 Output
GPIOB8	CAP4_QEP3 (I)	M5	57	43	I/O/Z	PU	GPIO or Capture Input #4
GPIOB9	CAP5_QEP4 (I)	M6	59	44	I/O/Z	PU	GPIO or Capture Input #5
GPIOB10	CAP6_QEPI2 (I)	P6	60	45	I/O/Z	PU	GPIO or Capture Input #6
GPIOB11	TDIRB (I)	L8	71	54	I/O/Z	PU	GPIO or Timer Direction
GPIOB12	TCLKINB (I)	K8	72	55	I/O/Z	PU	GPIO or Timer Clock Input
GPIOB13	$\overline{\text{C4TRIP}}$ (I)	N6	61	46	I/O/Z	PU	GPIO or Compare 4 Output Trip
GPIOB14	$\overline{\text{C5TRIP}}$ (I)	L6	62	47	I/O/Z	PU	GPIO or Compare 5 Output Trip
GPIOB15	$\overline{\text{C6TRIP}}$ (I)	K7	63	48	I/O/Z	PU	GPIO or Compare 6 Output Trip

† Typical drive strength of the output buffer for all pins [except TDO, XCLKOUT, XF, XINTF, EMU0, and EMU1 pins] is 4 mA typical.
‡ I = Input, O = Output, Z = High impedance
§ PU = pin has internal pullup; PD = pin has internal pulldown

Table 2–2. Signal Descriptions† (Continued)

GPIO	PERIPHERAL SIGNAL	PIN NO.			I/O/Z‡	PU/PD§	DESCRIPTION
		179-PIN GHH	176-PIN PGF	128-PIN PBK			
GPIOD OR EVA SIGNALS							
GPIOD0	$\overline{\text{T1CTRIP\_PDPINTA}}$ (I)	H14	110	81	I/O/Z	PU	Timer 1 Compare Output Trip
GPIOD1	$\overline{\text{T2CTRIP}}$/$\overline{\text{EVASOC}}$ (I)	G10	115	84	I/O/Z	PU	Timer 2 Compare Output Trip or External ADC Start-of-Conversion EV-A
GPIOD OR EVB SIGNALS							
GPIOD5	$\overline{\text{T3CTRIP\_PDPINTB}}$ (I)	P10	79	60	I/O/Z	PU	Timer 3 Compare Output Trip
GPIOD6	$\overline{\text{T4CTRIP}}$/$\overline{\text{EVBSOC}}$ (I)	P11	83	61	I/O/Z	PU	Timer 4 Compare Output Trip or External ADC Start-of-Conversion EV-B
GPIOE OR INTERRUPT SIGNALS							
GPIOE0	XINT1_$\overline{\text{XBIO}}$ (I)	D9	149	106	I/O/Z	–	GPIO or XINT1 or $\overline{\text{XBIO}}$ input
GPIOE1	XINT2_ADCSOC (I)	D8	151	108	I/O/Z	–	GPIO or XINT2 or ADC start of conversion
GPIOE2	XNMI_XINT13 (I)	E8	150	107	I/O/Z	PU	GPIO or XNMI or XINT13
GPIOF OR SPI SIGNALS							
GPIOF0	SPISIMOA (O)	M1	40	31	I/O/Z	–	GPIO or SPI slave in, master out
GPIOF1	SPISOMIA (I)	N1	41	32	I/O/Z	–	GPIO or SPI slave out, master in
GPIOF2	SPICLKA (I/O)	K2	34	27	I/O/Z	–	GPIO or SPI clock
GPIOF3	SPISTEA (I/O)	K4	35	28	I/O/Z	–	GPIO or SPI slave transmit enable
GPIOF OR SCI-A SIGNALS							
GPIOF4	SCITXDA (O)	C7	155	111	I/O/Z	PU	GPIO or SCI asynchronous serial port TX data
GPIOF5	SCIRXDA (I)	A7	157	112	I/O/Z	PU	GPIO or SCI asynchronous serial port RX data
GPIOF OR CAN SIGNALS							
GPIOF6	CANTXA (O)	N12	87	64	I/O/Z	PU	GPIO or eCAN transmit data
GPIOF7	CANRXA (I)	N13	89	65	I/O/Z	PU	GPIO or eCAN receive data
GPIOF OR MCBSP SIGNALS							
GPIOF8	MCLKXA (I/O)	J1	28	23	I/O/Z	PU	GPIO or transmit clock
GPIOF9	MCLKRA (I/O)	H2	25	21	I/O/Z	PU	GPIO or receive clock
GPIOF10	MFSXA (I/O)	H4	26	22	I/O/Z	PU	GPIO or transmit frame synch
GPIOF11	MFSRA (I/O)	J2	29	24	I/O/Z	PU	GPIO or receive frame synch
GPIOF12	MDXA (O)	G1	22	19	I/O/Z	–	GPIO or transmitted serial data
GPIOF13	MDRA (I)	G2	20	18	I/O/Z	PU	GPIO or received serial data

† Typical drive strength of the output buffer for all pins [except TDO, XCLKOUT, XF, XINTF, EMU0, and EMU1 pins] is 4 mA typical.
‡ I = Input, O = Output, Z = High impedance
§ PU = pin has internal pullup; PD = pin has internal pulldown

ADVANCE INFORMATION

Table 2–2. Signal Descriptions† (Continued)

GPIO	PERIPHERAL SIGNAL	PIN NO.			I/O/Z‡	PU/PD§	DESCRIPTION
		179-PIN GHH	176-PIN PGF	128-PIN PBK			
GPIOF OR XF CPU OUTPUT SIGNAL							
GPIOF14	XF_$\overline{\text{XPLLDIS}}$ (O)	A11	140	101	I/O/Z	PU	This pin has three functions: 1. XF – General-purpose output pin. 2. XPLLDIS – This pin will be sampled during reset to check if the PLL needs to be bypassed. The PLL will be bypassed if this pin is sensed low. 3. GPIO – GPIO function
GPIOG OR SCI-B SIGNALS							
GPIOG4	SCITXDB (O)	P14	90	66	I/O/Z	–	GPIO or SCI asynchronous serial port transmit data
GPIOG5	SCIRXDB (I)	M13	91	67	I/O/Z	–	GPIO or SCI asynchronous serial port receive data

† Typical drive strength of the output buffer for all pins [except TDO, XCLKOUT, XF, XINTF, EMU0, and EMU1 pins] is 4 mA typical.
‡ I = Input, O = Output, Z = High impedance
§ PU = pin has internal pullup; PD = pin has internal pulldown

ADVANCE INFORMATION

3 Functional Overview



Protected by the Code Security Module.

† 45 of the possible 96 interrupts are used on the devices.
‡ XINTF is not available on the F2810.

Figure 3–1. Functional Block Diagram

ADVANCE INFORMATION

3.1 Memory Map



NOTES: A. Memory blocks are not to scale.
B. Reserved locations are reserved for future expansion. Application should not access these areas.
C. Boot ROM and Zone 7 memory maps are active either in on-chip or XINTF zone depending on MP/$\overline{MC}$, not in both.
D. Peripheral Frame 0, Peripheral Frame 1, and Peripheral Frame 2 memory maps are restricted to data memory only. User program cannot access these memory maps in program space.
E. "Protected" means the order of Write followed by Read operations is preserved rather than the pipeline order.
F. Certain memory ranges are EALLOW protected for spurious writes after configuration.
G. Zones 0 and 1 and Zones 6 and 7 share the same chip select; hence, these memory blocks have mirrored locations.

Figure 3–2. F2812 Memory Map



LEGEND:

Only one of these vector maps—M0 vector, PIE vector, BROM vector—should be enabled at a time.

NOTES: A. Memory blocks are not to scale.
B. Reserved locations are reserved for future expansion. Application should not access these areas.
C. Peripheral Frame 0, Peripheral Frame 1, and Peripheral Frame 2 memory maps are restricted to data memory only. User program cannot access these memory maps in program space.
D. "Protected" means the order of Write followed by Read operations is preserved rather than the pipeline order.
E. Certain memory ranges are EALLOW protected for spurious writes after configuration.

Figure 3–3. F2810 Memory Map

Table 3–1. Addresses of Flash Sectors in F2812

ADDRESS RANGE	PROGRAM AND DATA SPACE
0x3D 8000 0x3D 9FFF	Sector J, 8K x 16
0x3D A000 0x3D BFFF	Sector I, 8K x 16
0x3D C000 0x3D FFFF	Sector H, 16K x 16
0x3E 0000 0x3E 3FFF	Sector G, 16K x 16
0x3E 4000 0x3E 7FFF	Sector F, 16K x 16
0x3E 8000 0x3E BFFF	Sector E, 16K x 16
0x3E C000 0x3E FFFF	Sector D, 16K x 16
0x3F 0000 0x3F 3FFF	Sector C, 16K x 16
0x3F 4000 0x3F 5FFF	Sector B, 8K x 16
0x3F 6000	Sector A, 8K x 16
0x3F 7FF6 0x3F 7FF7	Boot-to-Flash Entry Point (program branch instruction here)
0x3F 7FF8 0x3F 7FFF	Security Password (128-Bit)

Table 3–2. Addresses of Flash Sectors in F2810

ADDRESS RANGE	PROGRAM AND DATA SPACE
0x3E 8000 0x3E BFFF	Sector E, 16K x 16
0x3E C000 0x3E FFFF	Sector D, 16K x 16
0x3F 0000 0x3F 3FFF	Sector C, 16K x 16
0x3F 4000 0x3F 5FFF	Sector B, 8K x 16
0x3F 6000	Sector A, 8K x 16
0x3F 7FF6 0x3F 7FF7	Boot-to-Flash Entry Point (program branch instruction here)
0x3F 7FF8 0x3F 7FFF	Security Password (128-Bit)

The “Low 64K” of the memory address range maps into the data space of the 240x. The “High 64K” of the memory address range maps into the program space of the 24x/240x. 24x/240x-compatible code will only execute from the “High 64K” memory area. Hence, the top 32K of Flash and H0 SARAM block can be used to run 24x/240x-compatible code (if MP/$\overline{MC}$ mode is low) or, on the F2812, code can be executed from XINTF Zone 7 (if MP/$\overline{MC}$ mode is high).

The XINTF consists of five independent zones. One zone has its own chip select and the remaining four zones share two chip selects. Each zone can be programmed with its own timing (wait states) and to either sample or ignore external ready signal. This makes interfacing to external peripherals easy and glueless.

Note: The chip selects of XINTF Zone 0 and Zone 1 are merged together into a single chip select ($\overline{XZCS0AND1}$); and the chip selects of XINTF Zone 6 and Zone 7 are merged together into a single chip select ($\overline{XZCS6AND7}$). Refer to Section 3.5, “External Interface, XINTF (F2812 only)”, for details.

Peripheral Frame 1, Peripheral Frame 2, and XINTF Zone 1 are grouped together so as to enable these blocks to be “write/read peripheral block protected”. The “protected” mode ensures that all accesses to these blocks happen as written. Because of the C28x pipeline, a write immediately followed by a read, to different memory locations, will appear in reverse order on the memory bus of the CPU. This can cause problems in certain peripheral applications where the user expected the write to occur first (as written). The C28x CPU supports a block protection mode where a region of memory can be protected so as to make sure that operations occur as written (the penalty is extra cycles are added to align the operations). This mode is programmable and by default, it will protect the selected zones.

On the F2812, at reset, XINTF Zone 7 is accessed if the XMP/$\overline{MC}$ pin is pulled high. This signal selects microprocessor or microcomputer mode of operation. In microprocessor mode, Zone 7 is mapped to high memory such that the vector table is fetched externally. The Boot ROM is disabled in this mode. In microcomputer mode, Zone 7 is disabled such that the vectors are fetched from Boot ROM. This allows the user to either boot from on-chip memory or from off-chip memory. The state of the XMP/$\overline{MC}$ signal on reset is stored in an MP/$\overline{MC}$ mode bit in the XINTCNF2 register. The user can change this mode in software and hence control the mapping of Boot ROM and XINTF Zone 7. No other memory blocks are affected by XMP/$\overline{MC}$.

I/O space is not supported on the F2812 XINTF.

The wait states for the various spaces in the memory map area are listed in Table 3–3.

Table 3–3. Wait States

AREA	WAIT-STATES	COMMENTS
M0 and M1 SARAMs	0-wait	
Peripheral Frame 0	0-wait	Includes the Flash registers
Peripheral Frame 1	0-wait (writes) 2-wait (reads)	Cycles can be extended by peripheral generated ready.
Peripheral Frame 2	0-wait (writes) 2-wait (reads)	Fixed. Cycles cannot be extended by the peripheral.
L0 & L1 SARAMs	0-wait	
OTP	Programmable, 0-wait minimum	Programmed via the Flash registers. 0-wait-state operation is possible at a reduced CPU frequency. (Frequency limits will be available after device characterization.) Refer to Section 3.2.6, Flash, for more information.
Flash	Programmable, 0-wait minimum	Programmed via the Flash registers. 0-wait-state operation is possible at reduced CPU frequency. (Frequency limits will be available after device characterization.) Refer to Section 3.2.6, Flash, for more information.
H0 SARAM	0-wait	
Boot-ROM	1-wait	
XINTF	Programmable, 1-wait minimum	Programmed via the XINTF registers. Cycles can be extended by external memory or peripheral. 0-wait operation is not possible.

3.2 Brief Descriptions

3.2.1 C28x CPU

The C28x™ DSP generation is the newest member of the TMS320C2000™ DSP platform. The C28x is source code compatible to the 24x/240x DSP devices, hence existing 240x users can leverage their significant software investment. Additionally, the C28x is a very efficient C/C++ engine, hence enabling users to develop not only their system control software in a high-level language, but also enables math algorithms to be developed using C/C++. The C28x is as efficient in DSP math tasks as it is in system control tasks that typically are handled by microcontroller devices. This efficiency removes the need for a second processor in many systems. The 32 x 32-bit MAC capabilities of the C28x and its 64-bit processing capabilities, enable the C28x to efficiently handle higher numerical resolution problems that would otherwise demand a more expensive floating-point processor solution. Add to this the fast interrupt response with automatic context save of critical registers, resulting in a device that is capable of servicing many asynchronous events with minimal latency. The C28x has an 8-level-deep protected pipeline with pipelined memory accesses. This pipelining enables the C28x to execute at high speeds without resorting to expensive high-speed memories. Special branch-look-ahead hardware minimizes the latency for conditional discontinuities. Special store conditional operations further improve performance.

3.2.2 Memory Bus (Harvard Bus Architecture)

As with many DSP type devices, multiple busses are used to move data between the memories and peripherals and the CPU. The C28x memory bus architecture contains a program read bus, data read bus and data write bus. The program read bus consists of 22 address lines and 32 data lines. The data read and write busses consist of 32 address lines and 32 data lines each. The 32-bit-wide data busses enable single cycle 32-bit operations. The multiple bus architecture, commonly termed “Harvard Bus”, enables the C28x to fetch an instruction, read a data value and write a data value in a single cycle. All peripherals and memories attached to the memory bus will prioritize memory accesses. Generally, the priority of Memory Bus accesses can be summarized as follows:

Highest:	Data Writes†
	Program Writes†
	Data Reads
	Program Reads‡
Lowest:	Fetches‡

3.2.3 Peripheral Bus

To enable migration of peripherals between various Texas Instruments (TI) DSP family of devices, the F2810 and F2812 adopt a peripheral bus standard for peripheral interconnect. The peripheral bus bridge multiplexes the various busses that make up the processor “Memory Bus” into a single bus consisting of 16 address lines and 16 or 32 data lines and associated control signals. Two versions of the peripheral bus are supported on the F2810 and F2812. One version only supports 16-bit accesses (called peripheral frame 2) and this retains compatibility with C240x-compatible peripherals. The other version supports both 16- and 32-bit accesses (called peripheral frame 1).

C28x and TMS320C2000 are trademarks of Texas Instruments.

† Simultaneous Data and Program writes cannot occur on the Memory Bus.

‡ Simultaneous Program Reads and Fetches cannot occur on the Memory Bus.

3.2.4 Real-Time JTAG and Analysis

The C28x implements the standard IEEE 1149.1 JTAG interface. Additionally, the C28x supports real-time mode of operation whereby the contents of memory, peripheral and register locations can be modified while the processor is running and executing code and servicing interrupts. The user can also single step through non-time critical code while enabling time-critical interrupts to be serviced without interference. The C28x implements the real-time mode in hardware within the CPU. This is a unique feature to the C28x, no software monitor is required. Additionally, special analysis hardware is provided which allows the user to set hardware breakpoint or data/address watch-points and generate various user selectable break events when a match occurs.

3.2.5 External Interface (XINTF) (F2812 Only)

This asynchronous interface consists of 19 address lines, 16 data lines, and three chip-select lines. The chip-select lines are mapped to five external zones, Zones 0, 1, 2, 6, and 7. Zones 0 and 1 share a single chip-select; Zones 6 and 7 also share a single chip-select. Each of the five zones can be programmed with different number of wait states, strobe signal setup and hold timing and each zone can be programmed for extending wait states externally or not. The programmable wait-state, chip-select and programmable strobe timing enables glueless interface to external memories and peripherals.

3.2.6 Flash

The F2812 contains 128K x 16 of embedded Flash memory and 1K x 16 of OTP memory. The Flash memory is segregated into four 8K x 16 sized sectors, and six 16K x 16 sized sectors. The user can individually erase, program and validate a sector while leaving other sectors untouched. However, it is not possible to use one sector of the Flash (or the OTP) to execute flash algorithms that erase/program other sectors. Special memory pipelining is provided to enable the Flash module to achieve higher performance. The Flash/OTP is mapped to both program and data space hence can be used to execute code or store data information.

The F2810 has 64K x 16 of embedded Flash and 1K x 16 of OTP memory. The address range of OTP is 0x3D 7800 – 0x3D 7BFF in both the F2812 and F2810 devices.

CAUTION:

The F2810/F2812 Flash and OTP wait states can be configured by the application. This allows applications running at slower frequencies to configure the flash to use fewer wait states.

Frequency limits for both Flash and OTP wait states will be made available by the time F2810/F2812 reaches production status (TMS release). This information will be published in a future revision of this data sheet and will specify the minimum wait states required for Flash and OTP at 150 MHz as well as the fastest CPU frequency at which the Flash or OTP will run at 0 wait states.

Flash effective performance can be improved by enabling the flash pipeline mode in the Flash options register. With this mode enabled, effective performance of linear code execution will be much faster than the raw performance indicated by the wait state configuration alone. The exact performance gain when using the Flash pipeline mode is application-dependent. The pipeline mode is not available for the OTP block.

For more information on the Flash options, Flash wait-state, and OTP wait-state registers, refer to the *TMS320F28x System Control and Interrupts Peripheral Reference Guide* (literature number SPRU078).

3.2.7 M0, M1 SARAMs

All C28x devices contain these two blocks of single access memory, each 1K x 16 in size. The stack pointer points to the beginning of block M1 on reset. The M0 block overlaps the 240x device B0, B1, B2 RAM blocks and hence the mapping of data variables on the 240x devices can remain at the same physical address on C28x devices. The M0 and M1 blocks, like all other memory blocks on C28x devices, are mapped to both program and data space. Hence, the user can use M0 and M1 to execute code or for data variables. The partitioning is performed within the linker. The C28x device presents a unified memory map to the programmer. This makes for easier programming in high-level languages.

3.2.8 L0, L1, H0 SARAMs

The F2810 and the F2812 contain an additional 16K x 16 of single-access RAM, divided into 3 blocks (4K + 4K + 8K). Each block can be independently accessed hence minimizing pipeline stalls. Each block is mapped to both program and data space.

3.2.9 Boot ROM

The Boot ROM is factory programmed with boot loading software. Boot-mode signals are provided to tell the bootloader software what boot mode to use on power up. The user can select to boot normally or to download new software from an external connection or to select boot software that is programmed in the internal Flash. The Boot ROM will also contain standard tables, such as SIN/COS waveforms, for use in math related algorithms.

3.2.10 Security

The F2810 and F2812 support high levels of security to protect the user firmware from being reversed engineered. The security features a 128-bit password, which the user programs into the Flash. One code security module (CSM) is used to protect the Flash/OTP and the L0/L1 SARAM blocks. The security feature prevents unauthorized users from examining the memory contents via the JTAG port, executing code from external memory or trying to boot-load some undesirable software that would export the secure memory contents. To enable access to the secure blocks, the user must write the correct 128-bit "KEY" value, which matches the value stored in the password locations within the Flash.

CAUTION:

For code security operation, all addresses between 0x3F7F80 and 0x3F7FF5 cannot be used as program code or data, but must be programmed to 0x0000 when the Code Security Passwords are programmed. If security is not a concern, then these addresses may be used for code or data.

Code Security Module Disclaimer

The Code Security Module ("CSM") included on this device was designed to password protect the data stored in the associated memory (either ROM or Flash) and is warranted by Texas Instruments (TI), in accordance with its standard terms and conditions, to conform to TI's published specifications for the warranty period applicable for this device.

TI DOES NOT, HOWEVER, WARRANT OR REPRESENT THAT THE CSM CANNOT BE COMPROMISED OR BREACHED OR THAT THE DATA STORED IN THE ASSOCIATED MEMORY CANNOT BE ACCESSED THROUGH OTHER MEANS. MOREOVER, EXCEPT AS SET FORTH ABOVE, TI MAKES NO WARRANTIES OR REPRESENTATIONS CONCERNING THE CSM OR OPERATION OF THIS DEVICE, INCLUDING ANY IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE.

IN NO EVENT SHALL TI BE LIABLE FOR ANY CONSEQUENTIAL, SPECIAL, INDIRECT, INCIDENTAL, OR PUNITIVE DAMAGES, HOWEVER CAUSED, ARISING IN ANY WAY OUT OF YOUR USE OF THE CSM OR THIS DEVICE, WHETHER OR NOT TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. EXCLUDED DAMAGES INCLUDE, BUT ARE NOT LIMITED TO LOSS OF DATA, LOSS OF GOODWILL, LOSS OF USE OR INTERRUPTION OF BUSINESS OR OTHER ECONOMIC LOSS.

3.2.11 Peripheral Interrupt Expansion (PIE) Block

The PIE block serves to multiplex numerous interrupt sources into a smaller set of interrupt inputs. The PIE block can support up to 96 peripheral interrupts. On the F2810 and F2812, 45 of the possible 96 interrupts are used by peripherals. The 96 interrupts are grouped into blocks of 8 and each group is fed into 1 of 12 CPU interrupt lines ($\overline{\text{INT1}}$ to $\overline{\text{INT12}}$). Each of the 96 interrupts is, supported by its own vector stored in a dedicated RAM block that can be overwritten by the user. The vector is, automatically fetched by the CPU on servicing the interrupt. It takes 9 CPU clock cycles to fetch the vector and save critical CPU registers. Hence the CPU can quickly respond to interrupt events. Prioritization of interrupts is controlled in hardware and software. Each individual interrupt can be enabled/disabled within the PIE block.

3.2.12 External Interrupts (XINT1, 2, 13, XNMI)

The F2810 and F2812 support three masked external interrupts (XINT1, 2, 13). XINT13 is combined with one non-masked external interrupt (XNMI). The combined signal name is XNMI_XINT13. Each of the interrupts can be selected for negative or positive edge triggering and can also be enabled/disabled (including the XNMI). The masked interrupts also contain a 16-bit free running up counter, which is reset to zero when a valid interrupt edge is detected. This counter can be used to accurately time stamp the interrupt.

3.2.13 Oscillator and PLL

The F2810 and F2812 can be clocked by an external oscillator or by a crystal attached to the on-chip oscillator circuit. A PLL is provided supporting up to 10-input clock-scaling ratios. The PLL ratios can be changed on-the-fly in software, enabling the user to scale back on operating frequency if lower power operation is desired. The PLL block can be set in bypass mode.

3.2.14 Watchdog

The F2810 and F2812 support a watchdog timer. The user software must regularly reset the watchdog counter within a certain time frame; otherwise, the watchdog will generate a reset to the processor. The watchdog can be disabled if necessary.

3.2.15 Peripheral Clocking

The clocks to each individual peripheral can be enabled/disabled so as to reduce power consumption when a peripheral is not in use. Additionally, the system clock to the serial ports (except eCAN) and the event managers, CAP and QEP blocks can be scaled relative to the CPU clock. This enables the timing of peripherals to be decoupled from increasing CPU clock speeds.

3.2.16 Low-Power Modes

The F2810 and F2812 devices are full static CMOS devices. Three low-power modes are provided:

IDLE:	Place CPU into low-power mode. Peripheral clocks may be turned off selectively and only those peripherals that need to function during IDLE are left operating. An enabled interrupt from an active peripheral will wake the processor from IDLE mode.
STANDBY:	Turn off clock to CPU and peripherals. This mode leaves the oscillator and PLL functional. An external interrupt event will wake the processor and the peripherals. Execution begins on the next valid cycle after detection of the interrupt event.
HALT:	Turn off oscillator. This mode basically shuts down the device and places it in the lowest possible power consumption mode. Only a reset or XNMI will wake the device from this mode.

3.2.17 Peripheral Frames 0, 1, 2 (PFn)

The F2810 and F2812 segregate peripherals into three sections. The mapping of peripherals is as follows:

PF0:	XINTF:	External Interface Configuration Registers (F2812 only)
	PIE:	PIE Interrupt Enable and Control Registers Plus PIE Vector Table
	Flash:	Flash Control, Programming, Erase, Verify Registers
	Timers:	CPU-Timers 0, 1, 2 Registers
	CSM:	Code Security Module KEY Registers
PF1:	eCAN:	eCAN Mailbox and Control Registers
PF2:	SYS:	System Control Registers
	GPIO:	GPIO Mux Configuration and Control Registers
	EV:	Event Manager (EVA/EVB) Control Registers
	McBSP:	McBSP Control and TX/RX Registers
	SCI:	Serial Communications Interface (SCI) Control and RX/TX Registers
	SPI:	Serial Peripheral Interface (SPI) Control and RX/TX Registers
	ADC:	12-Bit ADC Registers

3.2.18 General-Purpose Input/Output (GPIO) Multiplexer

Most of the peripheral signals are multiplexed with general-purpose I/O (GPIO) signals. This enables the user to use a pin as GPIO if the peripheral signal or function is not used. On reset, all GPIO pins are configured as inputs. The user can then individually program each pin for GPIO mode or Peripheral Signal mode. For specific inputs, the user can also select the number of input qualification cycles. This is to filter unwanted noise glitches.

3.2.19 32-Bit CPU-Timers (0, 1, 2)

CPU-Timers 0, 1, and 2 are identical 32-bit timers with presettable periods and with 16-bit clock prescaling. The timers have a 32-bit count down register, which generates an interrupt when the counter reaches zero. The counter is decremented at the CPU clock speed divided by the prescale value setting. When the counter reaches zero, it is automatically reloaded with a 32-bit period value. CPU-Timer 2 is reserved for Real-Time OS (RTOS)/BIOS applications. CPU-Timer 1 is also reserved for TI system functions. CPU-Timer 2 is connected to INT14 of the CPU. CPU-Timer 1 can be connected to INT13 of the CPU. CPU-Timer 0 is for general use and is connected to the PIE block.

3.2.20 Motor Control Peripherals

The F2810 and F2812 support the following peripherals which are used for embedded control and communication:

EV: The event manager module includes general-purpose timers, full-compare/PWM units, capture inputs (CAP) and quadrature-encoder pulse (QEP) circuits. Two such event managers are provided which enable two three-phase motors to be driven or four two-phase motors. The event managers on the F2810 and F2812 are compatible to the event managers on the 240x devices (with some minor enhancements).

ADC: The ADC block is a 12-bit converter, single ended, 16-channels. It contains two sample-and-hold units for simultaneous sampling.

3.2.21 Serial Port Peripherals

The F2810 and F2812 support the following serial communication peripherals:

eCAN: This is the enhanced version of the CAN peripheral. It supports 32 mailboxes, time stamping of messages, and is CAN 2.0B-compliant.

McBSP: This is the multichannel buffered serial port that is used to connect to E1/T1 lines, phone-quality codecs for modem applications or high-quality stereo-quality Audio DAC devices. The McBSP receive and transmit registers are supported by a 16-level FIFO. This significantly reduces the overhead for servicing this peripheral.

SPI: The SPI is a high-speed, synchronous serial I/O port that allows a serial bit stream of programmed length (one to sixteen bits) to be shifted into and out of the device at a programmable bit-transfer rate. Normally, the SPI is used for communications between the DSP controller and external peripherals or another processor. Typical applications include external I/O or peripheral expansion through devices such as shift registers, display drivers, and ADCs. Multi-device communications are supported by the master/slave operation of the SPI. On the F2810 and the F2812, the port supports a 16-level, receive and transmit FIFO for reducing servicing overhead.

SCI: The serial communications interface is a two-wire asynchronous serial port, commonly known as UART. On the F2810 and the F2812, the port supports a 16-level, receive and transmit FIFO for reducing servicing overhead.

3.3 Register Map

The F2810 device contains three peripheral register spaces. The spaces are categorized as follows:

- Peripheral Frame 0: These are peripherals that are mapped directly to the CPU memory bus. See Table 3–4.
- Peripheral Frame 1: These are peripherals that are mapped to the 32-bit peripheral bus. See Table 3–5.
- Peripheral Frame 2: These are peripherals that are mapped to the 16-bit peripheral bus. See Table 3–6.

Table 3–4. Peripheral Frame 0 Registers†

NAME	ADDRESS RANGE	SIZE (x16)	ACCESS TYPE‡
Device Emulation Registers	0x00 0880 0x00 09FF	384	EALLOW protected
reserved	0x00 0A00 0x00 0A7F	128	
FLASH Registers§	0x00 0A80 0x00 0ADF	96	EALLOW protected CSM Protected
Code Security Module Registers	0x00 0AE0 0x00 0AEF	16	EALLOW protected
reserved	0x00 0AF0 0x00 0B1F	48	
XINTF Registers	0x00 0B20 0x00 0B3F	32	Not EALLOW protected
reserved	0x00 0B40 0x00 0BFF	192	
CPU-TIMER0/1/2 Registers	0x00 0C00 0x00 0C3F	64	Not EALLOW protected
reserved	0x00 0C40 0x00 0CDF	160	
PIE Registers	0x00 0CE0 0x00 0CFF	32	Not EALLOW protected
PIE Vector Table	0x00 0D00 0x00 0DFF	256	EALLOW protected
Reserved	0x00 0E00 0x00 0FFF	512	

† Registers in Frame 0 support 16-bit and 32-bit accesses.
‡ If registers are EALLOW protected, then writes cannot be performed until the user executes the EALLOW instruction. The EDIS instruction disables writes. This prevents stray code or pointers from corrupting register contents.
§ The Flash Registers are also protected by the Code Security Module (CSM).

Table 3–5. Peripheral Frame 1 Registers¶

NAME	ADDRESS RANGE	SIZE (x16)	ACCESS TYPE
eCAN Registers	0x00 6000 0x00 60FF	256 (128 x 32)	Some eCAN control registers (and selected bits in other eCAN control registers) are EALLOW-protected.
eCAN Mailbox RAM	0x00 6100 0x00 61FF	256 (128 x 32)	Not EALLOW-protected
reserved	0x00 6200 0x00 6FFF	3584	

¶ The eCAN control registers only support 32-bit read/write operations. All 32-bit accesses are aligned to even address boundaries.

Table 3–6. Peripheral Frame 2 Registers†

NAME	ADDRESS RANGE	SIZE (x16)	ACCESS TYPE
reserved	0x00 7000 0x00 700F	16	
System Control Registers	0x00 7010 0x00 702F	32	EALLOW Protected
reserved	0x00 7030 0x00 703F	16	
SPI-A Registers	0x00 7040 0x00 704F	16	Not EALLOW Protected
SCI-A Registers	0x00 7050 0x00 705F	16	Not EALLOW Protected
reserved	0x00 7060 0x00 706F	16	
External Interrupt Registers	0x00 7070 0x00 707F	16	Not EALLOW Protected
reserved	0x00 7080 0x00 70BF	64	
GPIO Mux Registers	0x00 70C0 0x00 70DF	32	EALLOW Protected
GPIO Data Registers	0x00 70E0 0x00 70FF	32	Not EALLOW Protected
ADC Registers	0x00 7100 0x00 711F	32	Not EALLOW Protected
reserved	0x00 7120 0x00 73FF	736	
EV-A Registers	0x00 7400 0x00 743F	64	Not EALLOW Protected
reserved	0x00 7440 0x00 74FF	192	
EV-B Registers	0x00 7500 0x00 753F	64	Not EALLOW Protected
reserved	0x00 7540 0x00 774F	528	
SCI-B Registers	0x00 7750 0x00 775F	16	Not EALLOW Protected
reserved	0x00 7760 0x00 77FF	160	
McBSP Registers	0x00 7800 0x00 783F	64	Not EALLOW Protected
reserved	0x00 7840 0x00 7FFF	1984	

† Peripheral Frame 2 only allows 16-bit accesses. All 32-bit accesses are ignored (invalid data may be returned or written).

3.4 Device Emulation Registers

These registers are used to control the protection mode of the C28x CPU and to monitor some critical device signals. The registers are defined in Table 3–7.

Table 3–7. Device Emulation Registers

NAME	ADDRESS RANGE	SIZE (x16)	DESCRIPTION
DEVICECNF	0x00 0880 0x00 0881	2	Device Configuration Register
reserved	0x00 0882	1	Not supported on Revision C and later silicon
DEVICEID	0x00 0883	1	Device ID Register
PROTSTART	0x00 0884	1	Block Protection Start Address Register
PROTRANGE	0x00 0885	1	Block Protection Range Address Register
reserved	0x00 0886 0x00 09FF	378	

Table 3–8. DEVICECNF Register Bit Definitions

BITS	NAME	TYPE	RESET	DESCRIPTION
1:0	reserved	R/W	1,1	For Test Only
2	reserved	R = 0	0	
3	VMAPS	R	0/1	VMAP Configure Status. This indicates the status of VMAP.
4	reserved	R = 0	0	
5	$\overline{\text{XRS}}$	R	0/1	Reset Input Signal Status. This is connected directly to the $\overline{\text{XRS}}$ input pin.
6	reserved	R = 1	1	
7	reserved	R/W	0	
14:8	reserved	R = 0	0:0	
15	reserved	R/W	0	For Test Only
16	reserved	R = 1	1	
17	reserved	R = 1	1	
18	reserved	R = 1	1	
19	ENPROT	R/W	1	Enable Write-Read Protection Mode Bit. This bit, when set to 1, will enable write-read protection as specified by the PROTSTART and PROTRANGE registers. This bit, when set to 0, disables this protection mode.
31:20	spares	R = 0	0	

Table 3–9. DEVICEID Register Bit Definitions

BITS	NAME	TYPE	RESET	DESCRIPTION
15:0	REVID	R	0x0000 (for first silicon)	These 16 bits specify the silicon revision number for the particular part. This number always starts with 0x0000 on the first revision of the silicon and is incremented on any subsequent revisions: 0x0000 Revision 0 0x0001 Revision A 0x0002 Revision B 0x0003 Revision C

The PROTSTART and PROTRANGE registers set the memory address range for which CPU “write” followed by “read” operations are protected (operations occur in sequence rather then in their natural pipeline order). This is necessary protection for certain peripheral operations.

Example: The following lines of code perform a write to register 1 (REG1) location and then the next instruction performs a read from Register 2 (REG2) location. On the processor memory bus, with block protection disabled, the read operation will be issued before the write as shown:

```
MOV   @REG1,AL          -----+
TBIT  @REG2,#BIT_X      -----|----> Read
                             +----> Write
```

If block protection is enabled, then the read is stalled until the write occurs as shown:

```
MOV   @REG1,AL          -----+
TBIT  @REG2,#BIT_X      ---+ |
                           | +----> Write
                           +------> Read
```

NOTE: The C28x CPU automatically protects writes followed by reads to the same memory address. The protection mechanism described above is for cases where the address is not the same, but within a given region in memory (as defined by the PROTSTART and PROTRANGE registers).

Table 3–10. PROTSTART and PROTRANGE Registers

NAME	ADDRESS	SIZE	TYPE	RESET	DESCRIPTION
PROTSTART	0x00 0884	16	R/W	0x0100†	The PROTSTART register sets the starting address relative to the 16 most significant bits of the processors lower 22-bit address reach. Hence, the smallest resolution is 64 words.
PROTRANGE	0x00 0885	16	R/W	0x00FF†	The PROTRANGE register sets the block size (from the starting address), starting with 64 words and incrementing by binary multiples (64, 128, 256, 512, 1K, 2K, 4K, 8K, 16K, ..., 2M).

† The default values of these registers on reset are selected to cover the Peripheral Frame 1, Peripheral Frame 2, and XINTF Zone 1 areas of the memory map (address range 0x00 4000 to 0x00 8000).

Table 3–11. PROTSTART Valid Values‡

START ADDRESS	REGISTER VALUE	REGISTER BITS															
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x00 0000	0x0000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x00 0040	0x0001	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
0x00 0080	0x0002	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
0x00 00C0	0x0003	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1
. . . . .	. . . . .	. . . . .	. . . . .	. . . . .	. . . . .	. . . . .	. . . . .	. . . . .	. . . . .	. . . . .	. . . . .	. . . . .	. . . . .	. . . . .	. . . . .	. . . . .	. . . . .
0x3F FF00	0xFFFC	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0
0x3F FF40	0xFFFD	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	1
0x3F FF80	0xFFFE	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0
0x3F FFC0	0xFFFF	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

‡ The quickest way to calculate register value is to divide the desired block starting address by 64.

Table 3–12. PROTRANGE Valid Values†

BLOCK SIZE	REGISTER VALUE	REGISTER BITS															
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
64	0x0000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
128	0x0001	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
256	0x0003	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1
512	0x0007	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1
1K	0x000F	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1
2K	0x001F	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1
4K	0x003F	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1
8K	0x007F	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1
16K	0x00FF	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
32K	0x01FF	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1
64K	0x03FF	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1
128K	0x07FF	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1
256K	0x0FFF	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1
512K	0x1FFF	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1
1M	0x3FFF	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1
2M	0x7FFF	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
4M	0xFFFF	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

† Not all register values are valid. The PROTSTART address value must be a multiple of the range value. For example: if the block size is set to 4K, then the start address can only be at any 4K boundary.

3.5 External Interface, XINTF (F2812 Only)

This section gives a top-level view of the external interface (XINTF) that is implemented on the F2812 device.

The external interface is a non-multiplexed asynchronous bus, similar to the C240x external interface. The external interface on the F2812 is mapped into five fixed zones shown in Figure 3–4.

Figure 3–4 shows the F2812 XINTF signals.



NOTES: A. The mapping of XINTF Zone 7 is dependent on the XMP/$\overline{MC}$ device input signal and the MP/$\overline{MC}$ mode bit (bit 8 of XINTCNF2 register). Zones 0, 1, 2, and 6 are always enabled.

B. Each zone can be programmed with different wait states, setup and hold timings, and is supported by zone chip selects ($\overline{XZCS0AND1}$, $\overline{XZCS2}$, $\overline{XZCS6AND7}$), which toggle when an access to a particular zone is performed. These features enable glueless connection to many external memories and peripherals.

C. The chip selects for Zone 0 and 1 are ANDed internally together to form one chip select ($\overline{XZCS0AND1}$). Any external memory that is connected to $\overline{XZCS0AND1}$ is dually mapped to both Zones 0 and Zone 1.

D. The chip selects for Zone 6 and 7 are ANDed internally together to form one chip select ($\overline{XZCS6AND7}$). Any external memory that is connected to $\overline{XZCS6AND7}$ is dually mapped to both Zones 6 and Zone 7. This means that if Zone 7 is disabled (via the MP/$\overline{MC}$ mode) then any external memory is still accessible via Zone 6 address space.

E. XCLKOUT is also pinned out on the F2810.

Figure 3–4. External Interface Block Diagram

The operation and timing of the external interface, can be controlled by the registers listed in Table 3–13.

Table 3–13. XINTF Configuration and Control Register Mappings

NAME	ADDRESS	SIZE (x16)	DESCRIPTION
XTIMING0	0x00 0B20	2	XINTF Timing Register, Zone 0 can access as two 16-bit registers or one 32-bit register
XTIMING1	0x00 0B22	2	XINTF Timing Register, Zone 1 can access as two 16-bit registers or one 32-bit register
XTIMING2	0x00 0B24	2	XINTF Timing Register, Zone 2 can access as two 16-bit registers or one 32-bit register
XTIMING6	0x00 0B2C	2	XINTF Timing Register, Zone 6 can access as two 16-bit registers or one 32-bit register
XTIMING7	0x00 0B2E	2	XINTF Timing Register, Zone 7 can access as two 16-bit registers or one 32-bit register
XINTCNF2	0x00 0B34	2	XINTF Configuration Register can access as two 16-bit registers or one 32-bit register
XBANK	0x00 0B38	1	XINTF Bank Control Register
XREVISION	0x00 0B3A	1	XINTF Revision Register

3.5.1 Timing Registers

XINTF signal timing can be tuned to match specific external device requirements such as setup and hold times to strobe signals for contention avoidance and maximizing bus efficiency. The timing parameters can be configured individually for each zone. This allows the programmer to maximize the efficiency of the bus, based on the type of memory or peripheral that the user needs to access. All XINTF timing values are with respect to XTIMCLK, which is equal to or one-half of the SYSCLKOUT rate, as shown in Figure 3–5.



Figure 3–5. Relationship Between XTIMCLK and SYSCLKOUT

For detailed information on the XINTF timing and configuration register bit fields, refer to the *TMS320F28x External Interface (XINTF) Peripheral Reference Guide* (literature number SPRU067).

3.5.2 XREVISION Register

The XREVISION register contains a unique number to identify the particular version of XINTF used in the product. For the F2812, this register will be configured as described in Table 3–14.

Table 3–14. XREVISION Register Bit Defintions

BIT(S)	NAME	TYPE	RESET	DESCRIPTION
15–0	REVISION	R	0x0004	Current XINTF Revision. For internal use/reference. Test purposes only. Subject to change.

3.6 Interrupts

Figure 3–6 shows how the various interrupt sources are multiplexed within the F2810 and F2812 devices.



† Out of a possible 96 interrupts, 45 are currently used by peripherals.

Figure 3–6. Interrupt Sources

Eight PIE block interrupts are grouped into one CPU interrupt. In total, 12 CPU interrupt groups, with 8 interrupts per group equals 96 possible interrupts. On the F2810/F2812, 45 of these are used by peripherals as shown in Table 3–15.



Figure 3–7. Multiplexing of Interrupts Using the PIE Block

Table 3–15. PIE Peripheral Interrupts†

CPU INTERRUPTS	PIE INTERRUPTS							
	INTx.8	INTx.7	INTx.6	INTx.5	INTx.4	INTx.3	INTx.2	INTx.1
INT1	$\overline{\text{WAKEINT}}$ (LPM/WD)	TINT0 (TIMER 0)	ADCINT (ADC)	XINT2	XINT1	reserved	PDPINTB (EV-B)	PDPINTA (EV-A)
INT2	reserved	T1OFINT (EV-A)	T1UFINT (EV-A)	T1CINT (EV-A)	T1PINT (EV-A)	CMP3INT (EV-A)	CMP2INT (EV-A)	CMP1INT (EV-A)
INT3	reserved	CAPINT3 (EV-A)	CAPINT2 (EV-A)	CAPINT1 (EV-A)	T2OFINT (EV-A)	T2UFINT (EV-A)	T2CINT (EV-A)	T2PINT (EV-A)
INT4	reserved	T3OFINT (EV-B)	T3UFINT (EV-B)	T3CINT (EV-B)	T3PINT (EV-B)	CMP6INT (EV-B)	CMP5INT (EV-B)	CMP4INT (EV-B)
INT5	reserved	CAPINT6 (EV-B)	CAPINT5 (EV-B)	CAPINT4 (EV-B)	T4OFINT (EV-B)	T4UFINT (EV-B)	T4CINT (EV-B)	T4PINT (EV-B)
INT6	reserved	reserved	MXINT (McBSP)	MRINT (McBSP)	reserved	reserved	SPITXINTA (SPI)	SPIRXINTA (SPI)
INT7	reserved	reserved	reserved	reserved	reserved	reserved	reserved	reserved
INT8	reserved	reserved	reserved	reserved	reserved	reserved	reserved	reserved
INT9	reserved	reserved	ECAN1INT (CAN)	ECAN0INT (CAN)	SCITXINTB (SCI-B)	SCIRXINTB (SCI-B)	SCITXINTA (SCI-A)	SCIRXINTA (SCI-A)
INT10	reserved	reserved	reserved	reserved	reserved	reserved	reserved	reserved
INT11	reserved	reserved	reserved	reserved	reserved	reserved	reserved	reserved
INT12	reserved	reserved	reserved	reserved	reserved	reserved	reserved	reserved

† Out of the 96 possible interrupts, 45 interrupts are currently used. the remaining interrupts are reserved for future devices. However, these interrupts can be used as software interrupts if they are enabled at the PIEIFRx level.

3.6.1 Vector Table Mapping

The interrupt vector table can be mapped into the five distinct areas listed in Table 3–16.

Table 3–16. Interrupt Vector Table Mapping†

VECTOR MAPS	VECTORS FETCHED FROM	ADDRESS RANGE	VMAP	M0M1MAP	MP/$\overline{MC}$	ENPIE
M1 Vector‡	M1 SARAM Block	0x000000–0x00003F	0	0	X	X
M0 Vector‡	M0 SARAM Block	0x000000–0x00003F	0	1	X	X
BROM Vector	ROM Block	0x3FFFC0–0x3FFFFF	1	X	0	0
XINTF Vector§	XINTF Zone 7 Block	0x3FFFC0–0x3FFFFF	1	X	1	0
PIE Vector	PIE Block	0x000D00–0x000DFF	1	X	X	1

† The VMAP and M0M1MAP modes are set to “1” on reset. The ENPIE mode is forced to “0” on reset.
‡ Vector map M1 and M0 Vector is a reserved mode only. On the F2810/F2812 devices, the M1 and M0 block is used as RAM.
§ Valid on F2812 only

After reset operation, the vector table will be located in the areas listed in Table 3–17.

Table 3–17. Vector Table Mapping After Reset Operation†

VECTOR MAPS	RESET FETCHED FROM	ADDRESS RANGE	VMAP	M0M1MAP	MP/$\overline{MC}$	ENPIE
BROM Vector	ROM Block	0x3FFFC0–0x3FFFFF	1	1	0	0
XINTF Vector§	XINTF Zone 7 Block	0x3FFFC0–0x3FFFFF	1	1	1	0

† The VMAP and M0M1MAP modes are set to “1” on reset. The ENPIE mode is forced to “0” on reset.
§ Valid on F2812 only

The vector mapping is controlled by the following mode bits/signals:

VMAP: This bit is found in Status Register 1 (bit 3). A device reset sets this bit to 1. The state of this bit can be modified by writing to ST1 or by “SETC/CLRC VMAP” instructions. On the F2810/F2812 devices, VMAP should be left set and not cleared.

M0M1MAP: This bit is found in Status Register 1 (bit 11). A device reset sets this bit to 1. The state of this bit can be modified by writing to ST1 or by “SETC/CLRC M0M1MAP” instructions. This bit should remain set. M0M1MAP = 0 is reserved for TI testing.

MP/$\overline{MC}$: This bit is found in XINTCNF2 Register (bit 8). On the F2812, the default value of this bit, on reset, is set by the XMP/$\overline{MC}$ input signal. On the F2810, XMP/$\overline{MC}$ is tied low internally. The state of this bit can be modified by writing to the XINTCNF2 register (address 0x00 0B34).

ENPIE: This bit is found in PIECTRL Register (bit 0). The default value of this bit, on reset, is set to “0” (PIE disabled). The state of this bit can be modified by writing to the PIECTRL register (address 0x00 0CE0).

The external interrupts are configured using the registers listed in Table 3–24.



† The XMP/$\overline{MC}$ input signal is tied low internally on the F2810.
‡ The compatibility operating mode of the F2810 and F2812 is determined by a combination of the OBJMODE and AMODE bits in Status Register 1 (ST1):

Operating Mode	OBJMODE	AMODE	
C28x Mode	1	0	
C2xLP Source-Compatible	1	1	
C27x Object-Compatible	0	0	(Default at reset)

§ The reset vector is always fetched from either the BROM or XINTF vector map depending on the XMP/$\overline{MC}$ input signal.
¶ The state of the XMP/$\overline{MC}$ signal is latched into the MP/$\overline{MC}$ bit at reset, it can then be modified by software.

Figure 3–8. Reset Flow Diagram

3.6.2 PIE Vector Map

The PIE Vector Table (Table 3–18) consists of a 256 x 16 SARAM that can also be used as RAM (in data space) if the PIE block is not in use. The PIE vector table contents are undefined on reset. Interrupt priority for INT1 to INT12 is fixed by the CPU. Priority for each group of 8 interrupts is, controlled by the PIE. For example: if INT1.1 should occur simultaneously with INT8.1, both interrupts will be presented to the CPU simultaneously by the PIE block, and the CPU will service INT1.1 first. If INT1.1 should occur simultaneously with INT1.8, then INT1.1 will be sent to the CPU first and then INT1.8 will follow. Interrupt prioritization is performed during the vector fetch portion of the interrupt processing. A “TRAP 1” to “TRAP 12” instruction or an “INTR INT1” to “INTR INT12” instruction will always fetch the vector from the first location of each group (“INTR1.1” to “INT12.1”). Hence, it is recommended that these instructions not be used when PIE is enabled. The “TRAP 0” operation will return a vector value of 0x00 0000. The vector table is EALLOW protected. See the *TMS320F28x System Control and Interrupts Peripheral Reference Guide* (literature number SPRU078) for more details.

Table 3–18. PIE Vector Table

NAME	ADDRESS	SIZE (x16)	DESCRIPTION	CORE PRIORITY	PIE GROUP PRIORITY
not used	0x00 0D00	2	reserved	–	–
not used	0x00 0D02	2	reserved	–	–
not used	0x00 0D04	2	reserved	–	–
not used	0x00 0D06	2	reserved	–	–
not used	0x00 0D08	2	reserved	–	–
not used	0x00 0D0A	2	reserved	–	–
not used	0x00 0D0C	2	reserved	–	–
not used	0x00 0D0E	2	reserved	–	–
not used	0x00 0D10	2	reserved	–	–
not used	0x00 0D12	2	reserved	–	–
not used	0x00 0D14	2	reserved	–	–
not used	0x00 0D16	2	reserved	–	–
not used	0x00 0D18	2	reserved	–	–
INT13	0x00 0D1A	2	External Interrupt 13 (XINT13) or CPU-Timer 1 (for RTOS use)	17	–
INT14	0x00 0D1C	2	CPU-Timer 2 (for RTOS use)	18	–
DATALOG	0x00 0D1E	2	CPU Data Logging Interrupt	19 (lowest)	–
RTOSINT	0x00 0D20	2	CPU Real-Time OS Interrupt	4	–
EMUINT	0x00 0D22	2	CPU Emulation Interrupt	2	–
NMI	0x00 0D24	2	External Non-Maskable Interrupt	3	–
ILLEGAL	0x00 0D26	2	Illegal Operation	–	–
USER0	0x00 0D28	2	User Defined Trap	–	–
.	.	.	.	.	.
USER11	0x00 0D3E	2	User Defined Trap	–	–
INT1.1	0x00 0D40	2	Group 1 Interrupt Vectors	5	1 (highest)
.	.	.			.
INT1.8	0x00 0D4E	2			8 (lowest)
.	.	.	Group 2 Interrupt Vectors	6	
.	.	.	to	to	
.	.	.	Group 11 Interrupt Vectors	15	

ADVANCE INFORMATION

Table 3–18. PIE Vector Table (Continued)

NAME	ADDRESS	SIZE (x16)	DESCRIPTION	CORE PRIORITY	PIE GROUP PRIORITY
INT12.1	0x00 0DF0	2	Group 12 Interrupt Vectors	16	1 (highest)
.	.	.			.
INT12.8	0x00 0DFE	2			8 (lowest)

3.6.3 PIE Registers

The registers controlling the functionality of the PIE block are listed in Table 3–19.

Table 3–19. PIE Configurations and Control Register Mappings†

NAME	ADDRESS	SIZE (x16)	DESCRIPTION
PIECTRL	0x00 0CE0	1	PIE, Control Register
PIEACK	0x00 0CE1	1	PIE, Acknowledge Register
PIEIER1	0x00 0CE2	1	PIE, INT1 Group Enable Register
PIEIFR1	0x00 0CE3	1	PIE, INT1 Group Flag Register
PIEIER2	0x00 0CE4	1	PIE, INT2 Group Enable Register
PIEIFR2	0x00 0CE5	1	PIE, INT2 Group Flag Register
PIEIER3	0x00 0CE6	1	PIE, INT3 Group Enable Register
PIEIFR3	0x00 0CE7	1	PIE, INT3 Group Flag Register
PIEIER4	0x00 0CE8	1	PIE, INT4 Group Enable Register
PIEIFR4	0x00 0CE9	1	PIE, INT4 Group Flag Register
PIEIER5	0x00 0CEA	1	PIE, INT5 Group Enable Register
PIEIFR5	0x00 0CEB	1	PIE, INT5 Group Flag Register
PIEIER6	0x00 0CEC	1	PIE, INT6 Group Enable Register
PIEIFR6	0x00 0CED	1	PIE, INT6 Group Flag Register
PIEIER7	0x00 0CEE	1	PIE, INT7 Group Enable Register
PIEIFR7	0x00 0CEF	1	PIE, INT7 Group Flag Register
PIEIER8	0x00 0CF0	1	PIE, INT8 Group Enable Register
PIEIFR8	0x00 0CF1	1	PIE, INT8 Group Flag Register
PIEIER9	0x00 0CF2	1	PIE, INT9 Group Enable Register
PIEIFR9	0x00 0CF3	1	PIE, INT9 Group Flag Register
PIEIER10	0x00 0CF4	1	PIE, INT10 Group Enable Register
PIEIFR10	0x00 0CF5	1	PIE, INT10 Group Flag Register
PIEIER11	0x00 0CF6	1	PIE, INT11 Group Enable Register
PIEIFR11	0x00 0CF7	1	PIE, INT11 Group Flag Register
PIEIER12	0x00 0CF8	1	PIE, INT12 Group Enable Register
PIEIFR12	0x00 0CF9	1	PIE, INT12 Group Flag Register
reserved	0x00 0CFA 0x00 0CFF	6	reserved

† The PIE configuration and control registers are not protected by EALLOW mode. The PIE vector table is protected.

Table 3–20. PIECTRL Register Bit Definitions

BIT(S)	NAME	TYPE	RESET	DESCRIPTION
15:1	PIEVECT	R	0	Vector fetch address. Displays the address of the vector that was fetched. The least significant bit of the address is ignored and only bits 1 to 15 are shown. The vector address can be used to determine which interrupt generated the fetch.
0	ENPIE	R/W	0	Enable vector fetching from PIE block. When this bit is set to 1, all vectors are fetched from the PIE vector table. If this bit is set to 0, the PIE block is disabled and vectors are fetched as normal. All PIE block registers (PIEACK, PIEIFR, PIEIER) can be accessed even when the PIE block is disabled.

Table 3–21. PIEACK Register Bit Definitions

BIT(S)	NAME	TYPE	RESET	DESCRIPTION
15:12	spares	R = 0	0	
11:0	PIEACK	RW1C = 0	0	Writing a 1 to the respective interrupt bit enables the PIE block to drive a pulse into the CPU interrupts input, if an interrupt is pending on any of the group interrupts. Reading this register indicates if an interrupt is pending in the respective group. Bit 0 refers to INT1 up to Bit 11, which refers to INT12. These bits are cleared by writing a 1. Note: Writes of 0 are ignored.

Table 3–22. PIEIERx Register Bit Definitions†

BIT(S)	NAME	TYPE	RESET	DESCRIPTION
15:8	spares	R = 0	0	These register bits individually enable an interrupt within a group. They behave very much like the CPU interrupt enable register. Setting a bit to 1 will enable the servicing of the respective interrupt. Setting a bit to 0 will disable the servicing of the bit.
7	INTx.8	R/W	0	
6	INTx.7	R/W	0	
5	INTx.6	R/W	0	
4	INTx.5	R/W	0	
3	INTx.4	R/W	0	
2	INTx.3	R/W	0	
1	INTx.2	R/W	0	
0	INTx.1	R/W	0	

† x = 1 to 12. INTx means CPU interrupts INT1 to INT12.

Table 3–23. PIEIFRx Register Bit Definitions†

BIT(S)	NAME	TYPE	RESET	DESCRIPTION
15:8	spares	R = 0	0	These register bits indicate if an interrupt is currently active. They behave very much like the CPU interrupt flag register. When an interrupt is active, the respective register bit is set. The bit is cleared when the interrupt is serviced or by writing a 0 to the register bit. This register can also be read to determine which interrupts are active or pending. Note: The PIEIFR register bit is cleared during the interrupt vector fetch portion of the interrupt processing.
7	INTx.8	R/W	0	
6	INTx.7	R/W	0	
5	INTx.6	R/W	0	
4	INTx.5	R/W	0	
3	INTx.4	R/W	0	
2	INTx.3	R/W	0	
1	INTx.2	R/W	0	
0	INTx.1	R/W	0	

† x = 1 to 12. INTx means CPU interrupts INT1 to INT12.

3.6.4 PIE/CPU Interrupt Response

Figure 3–9 shows the behavior of the PIE hardware under various PIEIFR and PIEIER register conditions. There is one PIEACK bit for every CPU interrupt group (INT1 to INT12) and is referred to as PIEACK(x). There is a corresponding PIEIFR and PIEIER register for each group and are referred to as the PIEIFRx and PIEIERx registers. Figure 3–9 describes the operation of one PIE interrupt. This flow is common to all PIE interrupts.



Figure 3–9. Typical PIE/CPU Interrupt Response–INTx.y

3.6.5 External Interrupts

Table 3–24. External Interrupts Registers

NAME	ADDRESS	SIZE (x16)	DESCRIPTION
XINT1CR	0x00 7070	1	XINT1 control register
XINT2CR	0x00 7071	1	XINT2 control register
reserved	0x00 7072 0x00 7076	5	
XNMICR	0x00 7077	1	XNMI control register
XINT1CTR	0x00 7078	1	XINT1 counter register
XINT2CTR	0x00 7079	1	XINT2 counter register
reserved	0x00 707A 0x00 707E	5	
XNMICTR	0x00 707F	1	XNMI counter register

Each external interrupt can be enabled/disabled or qualified using positive or negative going edge. For more information, see the *TMS320F28x System Control and Interrupts Peripheral Reference Guide* (literature number SPRU078).

Table 3–25. XINT1CR/XINT2CR Register Bit Definitions

BITS	NAME	TYPE	RESET	DESCRIPTION
15:3	reserved	R = 0	0:0	
2	POLARITY	R/W	0	0 Interrupt is selected as negative edge triggered 1 Interrupt is selected as positive edge triggered
1	reserved	R = 0	0	
0	ENABLE	R/W	0	0 Interrupt Disabled 1 Interrupt Enabled

Table 3–26 shows the bit definitions of the XNMICR register.

Table 3–26. XNMICR Register Bit Definitions

BITS	NAME	TYPE	RESET	DESCRIPTION
15:3	reserved	R = 0	0:0	
2	POLARITY	R/W	0	0 Interrupt is selected as negative edge triggered 1 Interrupt is selected as positive edge triggered
1	SELECT	R/W	0	0 Timer 1 Connected To INT13 1 XNMI Connected To INT13
0	ENABLE	R/W	0	0 NMI Interrupt Disabled 1 NMI Interrupt Enabled

The masked interrupts, XINT1/XINT2 and NMI, also contain a 16-bit up-counter register that is reset to 0x0000 whenever an interrupt edge is detected. This counter can be used to accurately time stamp the occurrence of the interrupt. Table 3–27 shows the bit definitions of the XINT1CTR/XINT2CTR and XNMICTR registers.

Table 3–27. XINT1CTR/XINT2CTR and XNMICTR Registers Bit Definitions

BITS	NAME	TYPE	RESET	DESCRIPTION
15:0	INTCTR	R	0:0	This is a free running 16-bit up-counter that is clocked at the SYSCLKOUT rate. The counter value is reset to 0x0000 when a valid interrupt edge is detected and then continues counting until the next valid interrupt edge is detected. The counter must only be reset by the selected POLARITY edge as selected in the respective interrupt control register. When the interrupt is disabled, the counter will stop. The counter is a free-running counter and will wrap around to zero when the max value is reached. The counter is a read only register and can only be reset to zero by a valid interrupt edge or by reset.

ADVANCE INFORMATION

3.7 System Control

This section describes the F2810 and F2812 oscillator, PLL and clocking mechanisms, the watchdog function and the low power modes. Figure 3–10 shows the various clock and reset domains in the F2810 and F2812 devices that will be discussed.



NOTE A: CLKIN is the clock input to the CPU. SYSCLKOUT is the output clock of the CPU. They are of the same frequency.

Figure 3–10. Clock and Reset Domains

The PLL, clocking, watchdog and low-power modes, are controlled by the registers listed in Table 3–28.

Table 3–28. PLL, Clocking, Watchdog, and Low-Power Mode Registers†

NAME	ADDRESS	SIZE (x16)	DESCRIPTION
reserved	0x00 7010 0x00 7017	8	
reserved	0x00 7018	1	
reserved	0x00 7019	1	
HISPCP	0x00 701A	1	High-Speed Peripheral Clock Prescaler Register for HSPCLK clock
LOSPCP	0x00 701B	1	Low-Speed Peripheral Clock Prescaler Register for LSPCLK clock
PCLKCR	0x00 701C	1	Peripheral Clock Control Register
reserved	0x00 701D	1	
LPMCR0	0x00 701E	1	Low Power Mode Control Register 0
LPMCR1	0x00 701F	1	Low Power Mode Control Register 1
reserved	0x00 7020	1	
PLLCR	0x00 7021	1	PLL Control Register‡
SCSR	0x00 7022	1	System Control & Status Register
WDCNTR	0x00 7023	1	Watchdog Counter Register
reserved	0x00 7024	1	
WDKEY	0x00 7025	1	Watchdog Reset Key Register
reserved	0x00 7026 0x00 7028	3	
WDCR	0x00 7029	1	Watchdog Control Register
reserved	0x00 702A 0x00 702F	6	

† All of the above registers can only be accessed, by executing the EALLOW instruction.
‡ The PLL control register (PLLCR) is reset to a known state by the $\overline{\text{XRS}}$ signal only.

ADVANCE INFORMATION

The PCLKCR register basically enables/disables clocks to the various peripheral modules in the F2810 and F2812 devices. Table 3–29 lists the bit descriptions of the PCLKCR register.

Table 3–29. PCLKCR Register Bit Definitions†

BIT(S)	NAME	TYPE	RESET	DESCRIPTION
15	reserved	R = 0	0	reserved
14	ECANENCLK	R/W	0	If this bit is set, it enables the system clock within the CAN peripheral. For low power operation, this bit is set to zero by the user or by reset.
13	reserved	R = 0	0	reserved
12	MCBSPENCLK	R/W	0	If this bit is set, it enables the low-speed clock (LSPCLK) within the McBSP peripheral. For low power operation, this bit is set to zero by the user or by reset.
11	SCIBENCLK	R/W	0	If this bit is set, it enables the low-speed clock (LSPCLK) within the SCI-B peripheral. For low power operation, this bit is set to zero by the user or by reset.
10	SCIAENCLK	R/W	0	If this bit is set, it enables the low-speed clock (LSPCLK) within the SCI-A peripheral. For low power operation, this bit is set to zero by the user or by reset.
9	reserved	R = 0	0	reserved
8	SPIAENCLK	R/W	0	If this bit is set, it enables the low-speed clock (LSPCLK) within the SPI peripheral. For low power operation, this bit is set to zero by the user or by reset.
7:4	reserved	R = 0	0:0	
3	ADCENCLK	R/W	0	If this bit is set, it enables the high-speed clock (HSPCLK) within the ADC peripheral. For low power operation, this bit is set to zero by the user or by reset.
2	reserved	R = 0	0	reserved
1	EVBENCLK	R/W	0	If this bit is set, it enables the high-speed clock (HSPCLK) within the EV-B peripheral. For low power operation, this bit is set to zero by the user or by reset.
0	EVAENCLK	R/W	0	If this bit is set, it enables the high-speed clock (HSPCLK) within the EV-A peripheral. For low power operation, this bit is set to zero by the user or by reset.

† If a peripheral block is not used, then the clock to that peripheral can be turned off to minimize power consumption.

The system control and status register contains the watchdog override bit and the watchdog interrupt enable/disable bit. Table 3–30 describes the bit functions of the SCSR register.

Table 3–30. SCSR Register Bit Definitions

BIT(S)	NAME	TYPE	RESET	DESCRIPTION
15:3	reserved	R = 0	0:0	
2	WDINTS	R	1	Watchdog interrupt status bit. This bit reflects the current state of the WDINT signal from the watchdog block.
1	WDENINT	R/W	0	If this bit is set to 1, the watchdog reset (WDRST) output signal is disabled and the watchdog interrupt (WDINT) output signal is enabled. If this bit is zero, then the WDRST output signal is enabled and the WDINT output signal is disabled. This is the default state on reset (XRS).
0	WDOVERRIDE	R/W = 1	1	If this bit is set to 1, the user is allowed to change the state of the Watchdog disable (WDDIS) bit in the Watchdog Control (WDCR) register (refer to Section 3.11, Watchdog Block). If the WDOVERRIDE bit is cleared by writing a 1, the WDDIS bit cannot be modified by the user. This also enables the watchdog if it is currently disabled. Writing a 0 will have no effect. If this bit is cleared, then it will remain in this state until a reset occurs. The current state of this bit is readable by the user.

The HISPCP and LOSPCP registers are used to configure the high- and low-speed peripheral clocks, respectively. See Table 3–31 for the HISPCP bit definitions and Table 3–32 for the LOSPCP bit definitions.

Table 3–31. HISPCP Register Bit Definitions

BIT(S)	NAME	TYPE	RESET	DESCRIPTION
15:3	reserved	R = 0	0:0	
2:0	HSPCLK	R/W	0,0,1	These bits configure the high-speed peripheral clock (HSPCLK) rate relative to SYSCLKOUT: 000 HSPCLK = SYSCLKOUT / 1 001 HSPCLK = SYSCLKOUT / 2 010 HSPCLK = SYSCLKOUT / 4 011 HSPCLK = SYSCLKOUT / 6 100 HSPCLK = SYSCLKOUT / 8 101 HSPCLK = SYSCLKOUT / 10 110 HSPCLK = SYSCLKOUT / 12 111 HSPCLK = SYSCLKOUT / 14 HSPCLK = SYSCLKOUT / (HISPCP† x 2) = SYSCLKOUT, if HISPCP value is zero

† HISPCP in this equation denotes the value of bits 2:0 in the HISPCP register.

Table 3–32. LOSPCP Register Bit Definitions

BIT(S)	NAME	TYPE	RESET	DESCRIPTION
15:3	reserved	R = 0	0:0	
2:0	LSPCLK	R/W	0,1,0	These bits configure the low-speed peripheral clock (LSPCLK) rate relative to SYSCLKOUT: 000 LSPCLK = SYSCLKOUT / 1 001 LSPCLK = SYSCLKOUT / 2 010 LSPCLK = SYSCLKOUT / 4 011 LSPCLK = SYSCLKOUT / 6 100 LSPCLK = SYSCLKOUT / 8 101 LSPCLK = SYSCLKOUT / 10 110 LSPCLK = SYSCLKOUT / 12 111 LSPCLK = SYSCLKOUT / 14 LSPCLK = SYSCLKOUT / (LOSPCP‡ x 2) = SYSCLKOUT if LOSPCP value is zero

‡ LOSPCP in this equation denotes the value of bits 2:0 in the LOSPCP register.

NOTE: The HSPCLK is set to SYSCLKOUT/2 and LSPCLK is set to SYSCLKOUT/4 on reset.

3.8 OSC and PLL Block

Figure 3–11 shows the OSC and PLL block on the F2810 and F2812.



Figure 3–11. OSC and PLL Block

The on-chip oscillator circuit enables a crystal to be attached to the F2810 and F2812 devices using the X1/XCLKIN and X2 pins. If a crystal is not used, then an external oscillator can be directly connected to the X1/XCLKIN pin and the X2 pin is left unconnected. The logic-high level in this case should not exceed 1.8 V. The oscillator input range is 20 MHz to 35 MHz. The PLLCR bits [3:0] set the clocking ratio.

Table 3–33. PLLCR Register Bit Definitions

BIT(S)	NAME	TYPE	$\overline{\text{XRS}}$ RESET†	DESCRIPTION
15:4	reserved	R = 0	0:0	
3:0	DIV	R/W	0,0,0,0	SYSCLKOUT = (XCLKIN * n)/2, where n is the PLL multiplication factor. **Bit Value** **n** **SYSCLKOUT** 0000 PLL Bypassed XCLKIN/2 0001 1 XCLKIN/2 0010 2 XCLKIN 0011 3 XCLKIN * 1.5 0100 4 XCLKIN * 2 0101 5 XCLKIN * 2.5 0110 6 XCLKIN * 3 0111 7 XCLKIN * 3.5 1000 8 XCLKIN * 4 1001 9 XCLKIN * 4.5 1010 10 XCLKIN * 5 1011 11 Reserved 1100 12 Reserved 1101 13 Reserved 1110 14 Reserved 1111 15 Reserved

† The PLLCR register is reset to a known state by the $\overline{\text{XRS}}$ reset line. **If a reset is issued by the debugger, the PLL clocking ratio is not changed.**

3.9 PLL-Based Clock Module

The F2810 and F2812 have an on-chip, PLL-based clock module. This module provides all the necessary clocking signals for the device, as well as control for low-power mode entry. The PLL has a 4-bit ratio control to select different CPU clock rates. The watchdog module should be disabled before writing to the PLLCR register. It can be re-enabled (if need be) after the PLL module has stabilized, which takes 131072 XCLKIN cycles.

The PLL-based clock module provides two modes of operation:

- Crystal-operation
  This mode allows the use of an external crystal/resonator to provide the time base to the device.
- External clock source operation
  This mode allows the internal oscillator to be bypassed. The device clocks are generated from an external clock source input on the X1/XCLKIN pin.



NOTE A: TI recommends that customers have the resonator/crystal vendor characterize the operation of their device with the DSP chip. The resonator/crystal vendor has the equipment and expertise to tune the tank circuit. The vendor can also advise the customer regarding the proper tank component values that will ensure start-up and stability over the entire operating range.

Figure 3–12. Recommended Crystal/Clock Connection

Table 3–34. Possible PLL Configuration Modes

PLL MODE	REMARKS	SYSCLKOUT
PLL Disabled	Invoked by tying $\overline{\text{XPLLDIS}}$ pin low upon reset. PLL block is completely disabled. Clock input to the CPU (CLKIN) is directly derived from the clock signal present at the X1/XCLKIN pin.	XCLKIN
PLL Bypassed	Default PLL configuration upon power-up, if PLL is not disabled. The PLL itself is bypassed. However, the /2 module in the PLL block divides the clock input at the X1/XCLKIN pin by two before feeding it to the CPU.	XCLKIN/2
PLL Enabled	Achieved by writing a non-zero value “n” into PLLCR register. The /2 module in the PLL block now divides the output of the PLL by two before feeding it to the CPU.	(XCLKIN * n) / 2

3.10 External Reference Oscillator Clock Option

The typical specifications for the external quartz crystal for a frequency of 30 MHz are listed below:

- Fundamental mode, parallel resonant
- C_L (load capacitance) = 12 pF
- $C_{L1} = C_{L2}$ = 24 pF
- C_{shunt} = 6 pF
- ESR range = 25 to 40 Ω

3.11 Watchdog Block

The watchdog block on the F2810 and F2812 is identical to the one used on the 240x devices. The watchdog module generates an output pulse, 512 oscillator clocks wide (OSCCLK), whenever the 8-bit watchdog up counter has reached its maximum value. To prevent this, the user disables the counter or the software must periodically write a 0x55 + 0xAA sequence into the watchdog key register which will reset the watchdog counter. Figure 3–13 shows the various functional blocks within the watchdog module.



NOTE A: The $\overline{\text{WDRST}}$ signal is driven low for 512 OSCCLK cycles.

Figure 3–13. Watchdog Module

The $\overline{\text{WDINT}}$ signal enables the watchdog to be used as a wakeup from IDLE/STANDBY mode timer.

In STANDBY mode, all peripherals are turned off on the device. The only peripheral that remains functional is the watchdog. The WATCHDOG module will run off the PLL clock or the oscillator clock. The $\overline{\text{WDINT}}$ signal is fed to the LPM block so that it can wake the device from STANDBY (if enabled). Refer to Section 3.12, Low-Power Modes Block, for more details.

In IDLE mode, the $\overline{\text{WDINT}}$ signal can generate an interrupt to the CPU, via the PIE, to take the CPU out of IDLE mode.

In HALT mode, this feature cannot be used because the oscillator (and PLL) are turned off and hence so is the WATCHDOG.

3.12 Low-Power Modes Block

The low-power modes on the F2810 and F2812 are similar to the 240x devices. Table 3–35 summarizes the various modes.

Table 3–35. F2810 and F2812 Low-Power Modes

MODE	IDLES	LPM(1:0)	OSCCLK	CLKIN	SYSCLKOUT	EXIT†
Normal	low	X,X	on	on	on	–
IDLE	high	0,0	on	on	on‡	$\overline{\text{XRS}}$, $\overline{\text{WDINT}}$, Any Enabled Interrupt, XNMI
STANDBY	high	0,1	on (watchdog still running)	off	off	$\overline{\text{XRS}}$, $\overline{\text{WDINT}}$, XINT1, XNMI, $\overline{\text{T1/2/3/4CTRIP}}$, $\overline{\text{C1/2/3/4/5/6TRIP}}$, SCIRXDA, SCIRXDB, CANRX, Debugger§
HALT	high	1,X	off (oscillator and PLL turned off, watchdog not functional)	off	off	$\overline{\text{XRS}}$, XNMI, Debugger§

† The Exit column lists which signals or under what conditions the low power mode will be exited. A low signal, on any of the signals, will exit the low power condition. This signal must be kept low long enough for an interrupt to be recognized by the device. Otherwise the IDLE mode will not be exited and the device will go back into the indicated low power mode.
‡ The IDLE mode on the C28x behaves differently than on the 24x/240x. On the C28x, the clock output from the core (SYSCLKOUT) is still functional while on the 24x/240x the clock is turned off.
§ On the C28x, the JTAG port can still function even if the core clock (CLKIN) is turned off.

The various low-power modes operate as follows:

IDLE Mode: This mode is, exited by any enabled interrupt or an NMI that is recognized by the processor. The LPM block performs no tasks during this mode as long as the LPMCR(LPM) bits are set to 0,0.

STANDBY Mode: All other signals (including XNMI) will wake the device from STANDBY mode if selected by the LPMCR1 register. The user will need to select which signal(s) will wake the device. The selected signal(s) are also qualified by the OSCCLK before waking the device. The number of OSCCLKs is specified in the LPMCR0 register.

HALT Mode: Only the $\overline{\text{XRS}}$ and XNMI external signals can wake the device from HALT mode. The XNMI input to the core has an enable/disable bit. Hence, it is safe to use the XNMI signal for this function.

NOTE: The low-power modes do not affect the state of the output pins (PWM pins included). They will be in whatever state the code left them in when the IDLE instruction was executed.

ADVANCE INFORMATION

The low-power modes are controlled by the LPMCR0 register (see Table 3–36) and the LPMCR1 register (see Table 3–37).

Table 3–36. LPMCR0 Register Bit Definitions

BIT(S)	NAME	TYPE	RESET†	DESCRIPTION
15:8	reserved	R = 0	0:0	
7:2	QUALSTDBY	R/W	1:1	Select number of OSCCLK clock cycles to qualify the selected inputs when waking the LPM from STANDBY mode: 000000 = 2 OSCCLKs 000001 = 3 OSCCLKs . 111111 = 65 OSCCLKs
1:0	LPM‡	R/W	0,0	These bits set the low power mode for the device.

† These bits are cleared by a reset ($\overline{XRS}$).
‡ The low power mode bits (LPM) are only valid when the IDLE instruction is executed. Therefore, the user must set the LPM bits to the appropriate mode before executing the IDLE instruction.

Table 3–37. LPMCR1 Register Bit Definitions

BIT(S)	NAME	TYPE	RESET†	DESCRIPTION
15	CANRX	R/W	0	If the respective bit is set to 1, it will enable the selected signal to wake the device from STANDBY mode. If the bit is cleared, the signal will have no effect.
14	SCIRXB	R/W	0	
13	SCIRXA	R/W	0	
12	C6TRIP	R/W	0	
11	C5TRIP	R/W	0	
10	C4TRIP	R/W	0	
9	C3TRIP	R/W	0	
8	C2TRIP	R/W	0	
7	C1TRIP	R/W	0	
6	T4CTRIP	R/W	0	
5	T3CTRIP	R/W	0	
4	T2CTRIP	R/W	0	
3	T1CTRIP	R/W	0	
2	$\overline{WDINT}$	R/W	0	
1	XNMI	R/W	0	
0	XINT1	R/W	0	

† These bits are cleared by a reset ($\overline{XRS}$).

ADVANCE INFORMATION

3.13 Boot Modes

The 4K x 16 on-chip boot ROM is factory programmed with the boot-load routine and additional features:

- Bootloader functions
- Reset vector
- CPU vector table (used for test purposes only)
- Standard Math tables



Figure 3–14. On-Chip Boot ROM Map

The bootloader uses various GPIO signals to determine which boot mode to use. Figure 3–15 shows the bootloader flow diagram.



† On the F2810, the XMP/$\overline{\text{MC}}$ input signal is tied low internally on the device, and therefore boot from reset is always from the internal boot ROM.

Figure 3–15. Bootloader Flow Diagram

3.14 Bootloader Modes

To accommodate different system requirements, the F2810/F2812 boot ROM offers a variety of different boot modes. The state of four GPIO pins are used to determine the boot mode desired (see Table 3–38).

Table 3–38. Boot Mode Selection Via GPIO Pins†‡§

GPIOF4 (SCITXDA)	GPIOF12 (MDXA)	GPIOF3 (SPISTEA)	GPIOF2 (SPICLK)	MODE SELECTED
PU	No PU	No PU	No PU	
1	x	x	x	**Jump to Flash** address 0x3F 7FF6. User must have programmed a branch instruction here prior to reset to redirect code execution as they desire.
0	1	x	x	**Call SPI_Boot** to load from external serial EEPROM
0	0	1	1	**Call SCI_Boot** to load from SCI-A
0	0	1	0	**Jump to H0** SARAM address 0x3F 8000
0	0	0	1	**Jump to OTP** address 0x3D 7800
0	0	0	0	**Call Parallel_Boot** (16-/ 8-bit) to load from GPIO port B

† PU = pin has an internal pullup
No PU = pin does not have an internal pullup
‡ Users must be careful of any effect toggling SPICLK (in order to select a boot mode) may have on external logic.
§ If the boot mode selected is Flash, H0, or OTP, then no external code is loaded by the bootloader.

Figure 3–16 shows an overview of the boot process.



NOTES: A. Flow shown is for the XMP/$\overline{\text{MC}}$ input signal = 0 at reset.
B. XMP/$\overline{\text{MC}}$ is tied low internally on the F2810, automatically enabling the boot ROM.

Figure 3–16. F2810/F2812 Boot ROM Function Overview

4 Peripherals

The integrated peripherals of the F2810 and F2812 are described in the following subsections:

- Three 32-bit CPU-Timers
- Two event-manager modules (EVA, EVB)
- Enhanced analog-to-digital converter (ADC) module
- Enhanced controller area network (eCAN) module
- Multichannel buffered serial port (McBSP) module
- Serial communications interface modules (SCI-A, SCI-B)
- Serial peripheral interface (SPI) module
- Digital I/O and shared pin functions

4.1 32-Bit CPU-Timers 0/1/2

There are three 32-bit CPU-timers on the F2810 and F2812 devices (CPU-TIMER0/1/2).

CPU-Timers 1 and 2 are reserved for the Real-Time OS (such as DSP-BIOS).† CPU-Timer 0 can be used in user applications. These timers are different from the general-purpose (GP) timers that are present in the Event Manager modules (EVA, EVB).



NOTE A: The CPU-Timers are different from the general-purpose (GP) timers that are present in the Event Manager modules (EVA, EVB).

Figure 4–1. CPU-Timers

† If the application is not using BIOS, then CPU-Timers 1 and 2 can be used in the application.

In the F2810 and F2812 devices, the timer interrupt signals ($\overline{\text{TINT0}}$, $\overline{\text{TINT1}}$, $\overline{\text{TINT2}}$) are connected as shown in Figure 4–2.



NOTES: A. The timer registers are connected to the Memory Bus of the C28x processor.
B. The timing of the timers is synchronized to SYSCLKOUT of the processor clock.

Figure 4–2. CPU-Timer Interrupts Signals and Output Signal

The general operation of the timer is as follows: The 32-bit counter register “TIMH:TIM” is loaded with the value in the period register “PRDH:PRD”. The counter register, decrements at the SYSCLKOUT rate of the C28x. When the counter reaches 0, a timer interrupt output signal generates an interrupt pulse. The registers listed in Table 4–1 are used to configure the timers. For more information, see the *TMS320F28x System Control and Interrupts Peripheral Reference Guide* (literature number SPRU078).

Table 4–1. CPU-Timers 0, 1, 2 Configuration and Control Registers

NAME	ADDRESS	SIZE (x16)	DESCRIPTION
TIMER0TIM	0x00 0C00	1	CPU-Timer 0, Counter Register
TIMER0TIMH	0x00 0C01	1	CPU-Timer 0, Counter Register High
TIMER0PRD	0x00 0C02	1	CPU-Timer 0, Period Register
TIMER0PRDH	0x00 0C03	1	CPU-Timer 0, Period Register High
TIMER0TCR	0x00 0C04	1	CPU-Timer 0, Control Register
reserved	0x00 0C05	1	
TIMER0TPR	0x00 0C06	1	CPU-Timer 0, Prescale Register
TIMER0TPRH	0x00 0C07	1	CPU-Timer 0, Prescale Register High
TIMER1TIM	0x00 0C08	1	CPU-Timer 1, Counter Register
TIMER1TIMH	0x00 0C09	1	CPU-Timer 1, Counter Register High
TIMER1PRD	0x00 0C0A	1	CPU-Timer 1, Period Register
TIMER1PRDH	0x00 0C0B	1	CPU-Timer 1, Period Register High
TIMER1TCR	0x00 0C0C	1	CPU-Timer 1, Control Register
reserved	0x00 0C0D	1	
TIMER1TPR	0x00 0C0E	1	CPU-Timer 1, Prescale Register
TIMER1TPRH	0x00 0C0F	1	CPU-Timer 1, Prescale Register High
TIMER2TIM	0x00 0C10	1	CPU-Timer 2, Counter Register
TIMER2TIMH	0x00 0C11	1	CPU-Timer 2, Counter Register High
TIMER2PRD	0x00 0C12	1	CPU-Timer 2, Period Register
TIMER2PRDH	0x00 0C13	1	CPU-Timer 2, Period Register High
TIMER2TCR	0x00 0C14	1	CPU-Timer 2, Control Register
reserved	0x00 0C15	1	
TIMER2TPR	0x00 0C16	1	CPU-Timer 2, Prescale Register
TIMER2TPRH	0x00 0C17	1	CPU-Timer 2, Prescale Register High
reserved	0x00 0C18 0x00 0C3F	40	

Table 4–2. TIMERxTIM Register Bit Definitions†

BITS	NAME	R/W	RESET	DESCRIPTION
15:0	TIM	R/W	0xFFFF	Timer Counter Registers (TIMH:TIM): The TIM register holds the low 16 bits of the current 32-bit count of the timer. The TIMH register holds the high 16 bits of the current 32-bit count of the timer. The TIMH:TIM decrements by one every (TDDRH:TDDR+1) clock cycles, where TDDRH:TDDR is the timer prescale divide-down value. When the TIMH:TIM decrements to zero, the TIMH:TIM register is reloaded with the period value contained in the PRDH:PRD registers. The timer interrupt ($\overline{\text{TINT}}$) signal is generated.

† x = 0, 1, or 2

Table 4–3. TIMERxTIMH Register Bit Definitions†

BITS	NAME	R/W	RESET	DESCRIPTION
15:0	TIMH	R/W	0x0000	See description for TIMERxTIM.

† x = 0, 1, or 2

Table 4–4. TIMERxPRD Register Bit Definitions†

BITS	NAME	R/W	RESET	DESCRIPTION
15:0	PRD	R/W	0xFFFF	Timer Period Registers (PRDH:PRD): The PRD register holds the low 16 bits of the 32-bit period. The PRDH register holds the high 16 bits of the 32-bit period. When the TIMH:TIM decrements to zero, the TIMH:TIM register is reloaded with the period value contained in the PRDH:PRD registers, at the start of the next timer input clock cycle (the output of the prescaler). The PRDH:PRD contents are also loaded into the TIMH:TIM when you set the timer reload bit (TRB) in the Timer Control Register (TCR).

† x = 0, 1, or 2

Table 4–5. TIMERxPRDH Register Bit Definitions†

BITS	NAME	R/W	RESET	DESCRIPTION
15:0	PRDH	R/W	0x0000	See description for TIMERxPRD

† x = 0, 1, or 2

Table 4–6. TIMERxTCR Register Bit Definitions†

BIT	NAME	R/W	RESET	DESCRIPTION
15	TIF	R/W = 1	0	Timer Interrupt Flag. This flag gets set when the timer decrements to zero. This bit can be cleared by software writing a 1, but it can only be set by the timer reaching zero. Writing a 1 to this bit will clear it, writing a zero has no effect.
14	TIE	R/W	0	Timer Interrupt Enable. If the timer decrements to zero, and this bit is set, the timer will assert its interrupt request.
13:12	Reserved	R	0	Reserved
11	FREE	R/W	0	Timer Emulation Modes: These bits are special emulation bits that determine the state of the timer when a breakpoint is encountered in the high-level language debugger. If the FREE bit is set to 1, then, upon a software breakpoint, the timer continues to run (that is, free runs). In this case, SOFT is a *don't care*. But if FREE is 0, then SOFT takes effect. In this case, if SOFT = 0, the timer halts the next time the TIMH:TIM decrements. If the SOFT bit is 1, then the timer halts when the TIMH:TIM has decremented to zero. **FREE SOFT Timer Emulation Mode** 0 0 Stop after the next decrement of the TIMH:TIM (hard stop) 0 1 Stop after the TIMH:TIM decrements to 0 (soft stop) 1 0 Free run 1 1 Free run Note: That in the SOFT STOP mode, the timer will generate an interrupt before shutting down (since reaching 0 is the interrupt causing condition).
10	SOFT	R/W	0	
9:6	Reserved	R/W	0	Reserved
5	TRB	W/R = 0	0	Timer Reload bit. When you write a 1 to TRB, the TIMH:TIM is loaded with the value in the PRDH:PRD, and the prescaler counter (PSCH:PSC) is loaded with the value in the timer divide-down register (TDDRH:TDDR). The TRB bit is always read as zero.
4	TSS	R/W	0	Timer stop status bit. TSS is a 1-bit flag that stops or starts the timer. To stop the timer, set TSS to 1. To start or restart the timer, set TSS to 0. At reset, TSS is cleared to 0 and the timer immediately starts.
3:0	Reserved	R/W	0	Reserved

† x = 0, 1, or 2

Table 4–7. TIMERxTPR Register Bit Definitions†

BITS	NAME	R/W	RESET	DESCRIPTION
15:8	PSC	R	0x00	Timer Prescale Counter. These bits hold the current prescale count for the timer. For every timer clock source cycle that the PSCH:PSC value is greater than 0, the PSCH:PSC decrements by one. One timer clock (output of the timer prescaler) cycle after the PSCH:PSC reaches 0, the PSCH:PSC is loaded with the contents of the TDDRH:TDDR, and the timer counter register (TIMH:TIM) decrements by one. The PSCH:PSC is also reloaded whenever the timer reload bit (TRB) is set by software. The PSCH:PSC can be checked by reading the register, but it cannot be set directly. It must get its value from the timer divide-down register (TDDRH:TDDR). At reset, the PSCH:PSC is set to 0.
7:0	TDDR	R/W	0x00	Timer Divide-Down. Every (TDDRH:TDDR + 1) timer clock source cycles, the timer counter register (TIMH:TIM) decrements by one. At reset, the TDDRH:TDDR bits are cleared to 0. To increase the overall timer count by an integer factor, write this factor minus one to the TDDRH:TDDR bits. When the prescaler counter (PSCH:PSC) value is 0, one timer clock source cycle later, the contents of the TDDRH:TDDR reload the PSCH:PSC, and the TIMH:TIM decrements by one. TDDRH:TDDR also reloads the PSCH:PSC whenever the timer reload bit (TRB) is set by software.

† x = 0, 1, or 2

Table 4–8. TIMERxTPRH Register Bit Definitions†

BIT	NAME	R/W	RESET	DESCRIPTION
15:8	PSCH	R	0x00	See description of TIMERxTPR.
7:0	TDDRH	R/W	0x00	See description of TIMERxTPR.

† x = 0, 1, or 2

4.2 Event Manager Modules (EVA, EVB)

The event-manager modules include general-purpose (GP) timers, full-compare/PWM units, capture units, and quadrature-encoder pulse (QEP) circuits. EVA's and EVB's timers, compare units, and capture units function identically. However, timer/unit names differ for EVA and EVB. Table 4–9 shows the module and signal names used. Table 4–9 shows the features and functionality available for the event-manager modules and highlights EVA nomenclature.

Event managers A and B have identical peripheral register sets with EVA starting at 7400h and EVB starting at 7500h. The paragraphs in this section describe the function of GP timers, compare units, capture units, and QEPs using EVA nomenclature. These paragraphs are applicable to EVB with regard to function—however, module/signal names would differ. Table 4–10 lists the EVA registers. For more information, see the *TMS320F28x Event Manager (EV) Peripheral Reference Guide* (literature number SPRU065).

Table 4–9. Module and Signal Names for EVA and EVB

EVENT MANAGER MODULES	EVA		EVB	
	MODULE	SIGNAL	MODULE	SIGNAL
GP Timers	GP Timer 1 GP Timer 2	T1PWM/T1CMP T2PWM/T2CMP	GP Timer 3 GP Timer 4	T3PWM/T3CMP T4PWM/T4CMP
Compare Units	Compare 1 Compare 2 Compare 3	PWM1/2 PWM3/4 PWM5/6	Compare 4 Compare 5 Compare 6	PWM7/8 PWM9/10 PWM11/12
Capture Units	Capture 1 Capture 2 Capture 3	CAP1 CAP2 CAP3	Capture 4 Capture 5 Capture 6	CAP4 CAP5 CAP6
QEP Channels	QEP1 QEP2 QEPI1	QEP1 QEP2	QEP3 QEP4 QEPI2	QEP3 QEP4
External Clock Inputs	Direction External Clock	TDIRA TCLKINA	Direction External Clock	TDIRB TCLKINB
External Compare Inputs	Compare	$\overline{\text{C1TRIP}}$ $\overline{\text{C2TRIP}}$ $\overline{\text{C3TRIP}}$		$\overline{\text{C4TRIP}}$ $\overline{\text{C5TRIP}}$ $\overline{\text{C6TRIP}}$
External Trip Inputs		$\overline{\text{T1CTRIP\_PDPINTA}}$† $\overline{\text{T2CTRIP/EVASOC}}$		$\overline{\text{T3CTRIP\_PDPINTB}}$† $\overline{\text{T4CTRIP/EVBSOC}}$

† In the 24x/240x-compatible mode, the $\overline{\text{T1CTRIP\_PDPINTA}}$ pin functions as $\overline{\text{PDPINTA}}$ and the $\overline{\text{T3CTRIP\_PDPINTB}}$ pin functions as $\overline{\text{PDPINTB}}$.

ADVANCE INFORMATION

Table 4–10. EVA Registers†

NAME	ADDRESS	SIZE (x16)	DESCRIPTION
GPTCONA	0x00 7400	1	GP Timer Control Register A
T1CNT	0x00 7401	1	GP Timer 1 Counter Register
T1CMPR	0x00 7402	1	GP Timer 1 Compare Register
T1PR	0x00 7403	1	GP Timer 1 Period Register
T1CON	0x00 7404	1	GP Timer 1 Control Register
T2CNT	0x00 7405	1	GP Timer 2 Counter Register
T2CMPR	0x00 7406	1	GP Timer 2 Compare Register
T2PR	0x00 7407	1	GP Timer 2 Period Register
T2CON	0x00 7408	1	GP Timer 2 Control Register
EXTCONA‡	0x00 7409	1	GP Extension Control Register A
COMCONA	0x00 7411	1	Compare Control Register A
ACTRA	0x00 7413	1	Compare Action Control Register A
DBTCONA	0x00 7415	1	Dead-Band Timer Control Register A
CMPR1	0x00 7417	1	Compare Register 1
CMPR2	0x00 7418	1	Compare Register 2
CMPR3	0x00 7419	1	Compare Register 3
CAPCONA	0x00 7420	1	Capture Control Register A
CAPFIFOA	0x00 7422	1	Capture FIFO Status Register A
CAP1FIFO	0x00 7423	1	Two-Level Deep Capture FIFO Stack 1
CAP2FIFO	0x00 7424	1	Two-Level Deep Capture FIFO Stack 2
CAP3FIFO	0x00 7425	1	Two-Level Deep Capture FIFO Stack 3
CAP1FBOT	0x00 7427	1	Bottom Register Of Capture FIFO Stack 1
CAP2FBOT	0x00 7428	1	Bottom Register Of Capture FIFO Stack 2
CAP3FBOT	0x00 7429	1	Bottom Register Of Capture FIFO Stack 3
EVAIMRA	0x00 742C	1	Interrupt Mask Register A
EVAIMRB	0x00 742D	1	Interrupt Mask Register B
EVAIMRC	0x00 742E	1	Interrupt Mask Register C
EVAIFRA	0x00 742F	1	Interrupt Flag Register A
EVAIFRB	0x00 7430	1	Interrupt Flag Register B
EVAIFRC	0x00 7431	1	Interrupt Flag Register C

† The EV-B register set is identical except the address range is from 0x00–7500 to 0x00–753F. The above registers are mapped to Zone 2. This space allows only 16-bit accesses. 32-bit accesses produce undefined results.

‡ New register compared to 24x/240x



NOTE A: The EVB module is similar to the EVA module.

Figure 4–3. Event Manager A Functional Block Diagram

4.2.1 General-Purpose (GP) Timers

There are two GP timers. The GP timer x (x = 1 or 2 for EVA; x = 3 or 4 for EVB) includes:

- A 16-bit timer, up-/down-counter, TxCNT, for reads or writes
- A 16-bit timer-compare register, TxCMPR (double-buffered with shadow register), for reads or writes
- A 16-bit timer-period register, TxPR (double-buffered with shadow register), for reads or writes
- A 16-bit timer-control register,TxCON, for reads or writes
- Selectable internal or external input clocks
- A programmable prescaler for internal or external clock inputs
- Control and interrupt logic, for four maskable interrupts: *underflow*, *overflow*, *timer compare*, and *period interrupts*
- A selectable direction input pin (TDIRx) (to count up or down when directional up-/down-count mode is selected)

The GP timers can be operated independently or synchronized with each other. The compare register associated with each GP timer can be used for compare function and PWM-waveform generation. There are three continuous modes of operations for each GP timer in up- or up/down-counting operations. Internal or external input clocks with programmable prescaler are used for each GP timer. GP timers also provide the time base for the other event-manager submodules: GP timer 1 for all the compares and PWM circuits, GP timer 2/1 for the capture units and the quadrature-pulse counting operations. Double-buffering of the period and compare registers allows programmable change of the timer (PWM) period and the compare/PWM pulse width as needed.

4.2.2 Full-Compare Units

There are three full-compare units on each event manager. These compare units use GP timer1 as the time base and generate six outputs for compare and PWM-waveform generation using programmable deadband circuit. The state of each of the six outputs is configured independently. The compare registers of the compare units are double-buffered, allowing programmable change of the compare/PWM pulse widths as needed.

4.2.3 Programmable Deadband Generator

Deadband generation can be enabled/disabled for each compare unit output individually. The deadband-generator circuit produces two outputs (with or without deadband zone) for each compare unit output signal. The output states of the deadband generator are configurable and changeable as needed by way of the double-buffered ACTRx register.

4.2.4 PWM Waveform Generation

Up to eight PWM waveforms (outputs) can be generated simultaneously by each event manager: three independent pairs (six outputs) by the three full-compare units with *programmable deadbands*, and two independent PWMs by the GP-timer compares.

4.2.5 Double Update PWM Mode

The F2810/F2812 Event Manager supports “Double Update PWM Mode.” This mode refers to a PWM operation mode in which the position of the leading edge and the position of the trailing edge of a PWM pulse are independently modifiable in each PWM period. To support this mode, the compare register that determines the position of the edges of a PWM pulse must allow (buffered) compare value update once at the beginning of a PWM period and another time in the middle of a PWM period. The compare registers in F2810/F2812 Event Managers are all buffered and support three compare value reload/update (value in buffer becoming active) modes. These modes have earlier been documented as compare value reload conditions. The reload condition that supports double update PWM mode is reloaded on Underflow (beginning of PWM period) OR Period (middle of PWM period). Double update PWM mode can be achieved by using this condition for compare value reload.

4.2.6 PWM Characteristics

Characteristics of the PWMs are as follows:

- 16-bit registers
- Wide range of programmable deadband for the PWM output pairs
- Change of the PWM carrier frequency for PWM frequency wobbling as needed
- Change of the PWM pulse widths within and after each PWM period as needed
- External-maskable power and drive-protection interrupts
- Pulse-pattern-generator circuit, for programmable generation of asymmetric, symmetric, and four-space vector PWM waveforms
- Minimized CPU overhead using auto-reload of the compare and period registers
- The PWM pins are driven to a high-impedance state when the $\overline{\text{PDPINTx}}$ pin is driven low and **after** $\overline{\text{PDPINTx}}$ signal qualification. The $\overline{\text{PDPINTx}}$ pin (after qualification) is reflected in bit 8 of the COMCONx register.
  - $\overline{\text{PDPINTA}}$ pin status is reflected in bit 8 of COMCONA register.
  - $\overline{\text{PDPINTB}}$ pin status is reflected in bit 8 of COMCONB register.
- EXTCON register bits provide options to individually trip control for each PWM pair of signals

4.2.7 Capture Unit

The capture unit provides a logging function for different events or transitions. The values of the selected GP timer counter is captured and stored in the two-level-deep FIFO stacks when selected transitions are detected on capture input pins, CAPx (x = 1, 2, or 3 for EVA; and x = 4, 5, or 6 for EVB). The capture unit consists of three capture circuits.

- Capture units include the following features:
  - One 16-bit capture control register, CAPCONx (R/W)
  - One 16-bit capture FIFO status register, CAPFIFOx
  - Selection of GP timer 1/2 (for EVA) or 3/4 (for EVB) as the time base
  - Three 16-bit 2-level-deep FIFO stacks, one for each capture unit
  - Three capture input pins (CAP1/2/3 for EVA, CAP4/5/6 for EVB)—one input pin per capture unit. [All inputs are synchronized with the device (CPU) clock. In order for a transition to be captured, the input must hold at its current level to meet the input qualification circuitry requirements. The input pins CAP1/2 and CAP4/5 can also be used as QEP inputs to the QEP circuit.]
  - User-specified transition (rising edge, falling edge, or both edges) detection
  - Three maskable interrupt flags, one for each capture unit

4.2.8 Quadrature-Encoder Pulse (QEP) Circuit

Two capture inputs (CAP1 and CAP2 for EVA; CAP4 and CAP5 for EVB) can be used to interface the on-chip QEP circuit with a quadrature encoder pulse. Full synchronization of these inputs is performed on-chip. Direction or leading-quadrature pulse sequence is detected, and GP timer 2/4 is incremented or decremented by the rising and falling edges of the two input signals (four times the frequency of either input pulse).

With EXTCON register bits, the QEP circuit can use CAP3 as a capture index pin as well.

4.2.9 External ADC Start-of-Conversion

EVA/EVB start-of-conversion (SOC) can be sent to an external pin ($\overline{\text{EVASOC}}$/$\overline{\text{EVBSOC}}$) for external ADC interface. $\overline{\text{EVASOC}}$ and $\overline{\text{EVBSOC}}$ are muxed with $\overline{\text{T2CTRIP}}$ and $\overline{\text{T4CTRIP}}$, respectively.

4.3 Enhanced Analog-to-Digital Converter (ADC) Module

A simplified functional block diagram of the ADC module is shown in Figure 4–4. The ADC module consists of a 12-bit ADC with a built-in sample-and-hold (S/H) circuit. Functions of the ADC module include:

- 12-bit ADC core with built-in S/H
- Analog input: 0.0 V to 3.0 V (Voltages above 3.0 V produce full-scale conversion results.)
- Fast conversion rate: 80 ns at 25-MHz ADC clock, 12.5 MSPS
- 16-channel, muxed inputs
- Autosequencing capability provides up to 16 “autoconversions” in a single session. Each conversion can be programmed to select any 1 of 16 input channels
- Sequencer can be operated as two independent 8-state sequencers or as one large 16-state sequencer (i.e., two cascaded 8-state sequencers)
- Sixteen result registers (individually addressable) to store conversion values
  - The digital value of the input analog voltage is derived by:

$$\text{Digital Value} = 4095 \times \frac{\text{Input Analog Voltage} - \text{ADCLO}}{3}$$

- Multiple triggers as sources for the start-of-conversion (SOC) sequence
  - S/W – software immediate start
  - EVA – Event manager A (multiple event sources within EVA)
  - EVB – Event manager B (multiple event sources within EVB)
- Flexible interrupt control allows interrupt request on every end-of-sequence (EOS) or every other EOS
- Sequencer can operate in “start/stop” mode, allowing multiple “time-sequenced triggers” to synchronize conversions
- EVA and EVB triggers can operate independently in dual-sequencer mode
- Sample-and-hold (S/H) acquisition time window has separate prescale control

The ADC module in the F2810 and F2812 has been enhanced to provide flexible interface to event managers A and B. The ADC interface is built around a fast, 12-bit ADC module with a fast conversion rate of 80 ns at 25-MHz ADC clock. The ADC module has 16 channels, configurable as two independent 8-channel modules to service event managers A and B. The two independent 8-channel modules can be cascaded to form a 16-channel module. Although there are multiple input channels and two sequencers, there is only one converter in the ADC module. Figure 4–4 shows the block diagram of the F2810 and F2812 ADC module.

The two 8-channel modules have the capability to autosequence a series of conversions, each module has the choice of selecting any one of the respective eight channels available through an analog mux. In the cascaded mode, the autosequencer functions as a single 16-channel sequencer. On each sequencer, once the conversion is complete, the selected channel value is stored in its respective RESULT register. Autosequencing allows the system to convert the same channel multiple times, allowing the user to perform oversampling algorithms. This gives increased resolution over traditional single-sampled conversion results.



Figure 4–4. Block Diagram of the F2810 and F2812 ADC Module

To obtain the specified accuracy of the ADC, proper board layout is very critical. To the best extent possible, traces leading to the ADCIN pins should not run in close proximity to the digital signal paths. This is to minimize switching noise on the digital lines from getting coupled to the ADC inputs. Furthermore, proper isolation techniques must be used to isolate the ADC module power pins (V_{DDA1}/V_{DDA2}, $AV_{DDREFBG}$) from the digital supply. Figure 4–5 shows the ADC pin connections for the F2810 and F2812 devices.

Notes:

1. The ADC registers are accessed at the SYSCLKOUT rate. The internal timing of the ADC module is controlled by the high-speed peripheral clock (HSPCLK).
2. The behavior of the ADC module based on the state of the ADCENCLK and HALT signals is as follows:

   ADCENCLK: On reset, this signal will be low. While reset is active-low ($\overline{XRS}$) the clock to the register will still function. This is necessary to make sure all registers and modes go into their default reset state. The analog module will however be in a low-power inactive state. As soon as reset goes high, then the clock to the registers will be disabled. When the user sets the ADCENCLK signal high, then the clocks to the registers will be enabled and the analog module will be enabled. There will be a certain time delay (ms range) before the ADC is stable and can be used.

   HALT: This signal only affects the analog module. It does not affect the registers. If low, the ADC module is powered. If high, the ADC module goes into low-power mode. The HALT mode will stop the clock to the CPU, which will stop the HSPCLK. Therefore the ADC register logic will be turned off indirectly.



† Provide access to this pin in PCB layouts using TMX samples. Intended for test purposes only.

NOTES: A. External decoupling capacitors are recommended on all power pins.

B. Analog inputs must be driven from an operational amplifier that does not degrade the ADC performance.

Figure 4–5. ADC Pin Connections (Preliminary)

The ADC operation is configured, controlled, and monitored by the registers listed in Table 4–11.

Table 4–11. ADC Registers†

NAME	ADDRESS	SIZE (x16)	DESCRIPTION
ADCTRL1	0x00 7100	1	ADC Control Register 1
ADCTRL2	0x00 7101	1	ADC Control Register 2
ADCMAXCONV	0x00 7102	1	ADC Maximum Conversion Channels Register
ADCCHSELSEQ1	0x00 7103	1	ADC Channel Select Sequencing Control Register 1
ADCCHSELSEQ2	0x00 7104	1	ADC Channel Select Sequencing Control Register 2
ADCCHSELSEQ3	0x00 7105	1	ADC Channel Select Sequencing Control Register 3
ADCCHSELSEQ4	0x00 7106	1	ADC Channel Select Sequencing Control Register 4
ADCASEQSR	0x00 7107	1	ADC Auto-Sequence Status Register
ADCRESULT0	0x00 7108	1	ADC Conversion Result Buffer Register 0
ADCRESULT1	0x00 7109	1	ADC Conversion Result Buffer Register 1
ADCRESULT2	0x00 710A	1	ADC Conversion Result Buffer Register 2
ADCRESULT3	0x00 710B	1	ADC Conversion Result Buffer Register 3
ADCRESULT4	0x00 710C	1	ADC Conversion Result Buffer Register 4
ADCRESULT5	0x00 710D	1	ADC Conversion Result Buffer Register 5
ADCRESULT6	0x00 710E	1	ADC Conversion Result Buffer Register 6
ADCRESULT7	0x00 710F	1	ADC Conversion Result Buffer Register 7
ADCRESULT8	0x00 7110	1	ADC Conversion Result Buffer Register 8

† The above registers are mapped to peripheral bus 16 space. This space only allows 16-bit accesses. 32-bit accesses produce undefined results.

Table 4–11. ADC Registers† (Continued)

NAME	ADDRESS	SIZE (x16)	DESCRIPTION
ADCRESULT9	0x00 7111	1	ADC Conversion Result Buffer Register 9
ADCRESULT10	0x00 7112	1	ADC Conversion Result Buffer Register 10
ADCRESULT11	0x00 7113	1	ADC Conversion Result Buffer Register 11
ADCRESULT12	0x00 7114	1	ADC Conversion Result Buffer Register 12
ADCRESULT13	0x00 7115	1	ADC Conversion Result Buffer Register 13
ADCRESULT14	0x00 7116	1	ADC Conversion Result Buffer Register 14
ADCRESULT15	0x00 7117	1	ADC Conversion Result Buffer Register 15
ADCTRL3	0x00 7118	1	ADC Control Register 3
ADCST	0x00 7119	1	ADC Status Register
reserved	0x00 711C 0x00 711F	4	

† The above registers are mapped to peripheral bus 16 space. This space only allows 16-bit accesses. 32-bit accesses produce undefined results.

4.4 Enhanced Controller Area Network (eCAN) Module

The CAN module has the following features:

- Fully compliant with CAN protocol, version 2.0B
- Supports data rates up to 1 Mbps
- Thirty-two mailboxes, each with the following properties:
  - Configurable as receive or transmit
  - Configurable with standard or extended identifier
  - Has a programmable receive mask
  - Supports data and remote frame
  - Composed of 0 to 8 bytes of data
  - Uses a 32-bit time stamp on receive and transmit message
  - Protects against reception of new message
  - Holds the dynamically programmable priority of transmit message
  - Employs a programmable interrupt scheme with two interrupt levels
  - Employs a programmable alarm on transmission or reception time-out
- Low-power mode
- Programmable wake-up on bus activity
- Automatic reply to a remote request message
- Automatic retransmission of a frame in case of loss of arbitration or error
- 32-bit local network time counter synchronized by a specific message (communication in conjunction with mailbox 16)
- Self-test mode
  - Operates in a loopback mode receiving its own message. A “dummy” acknowledge is provided, thereby eliminating the need for another node to provide the acknowledge bit.



Figure 4–6. eCAN Block Diagram and Interface Circuit

Table 4–12. 3.3-V eCAN Transceivers for the TMS320F28x DSPs

PART NUMBER	LOW-POWER MODE	INTEGRATED SLOPE CONTROL	V_{ref} PIN	T_A	MARKED AS†
SN65HVD230	370 μA standby mode	Yes	Yes	–40°C to 85°C	VP230
SN65HVD231	40 nA sleep mode	Yes	Yes		VP231
SN65HVD232	No standby or sleep mode	No	No		VP232

† This is the nomenclature printed on the device, since the footprint is too small to accommodate the entire part number.



Figure 4–7. eCAN Memory Map

The CAN registers listed in Table 4–13 are used by the CPU to configure and control the CAN controller and the message objects. eCAN control registers only support 32-bit read/write operations. Mailbox RAM can be accessed as 16 bits or 32 bits. 32-bit accesses are aligned to an even boundary.

Table 4–13. CAN Registers Map†

REGISTER NAME	ADDRESS	SIZE (x32)	DESCRIPTION
CANME	0x00 6000	1	Mailbox enable
CANMD	0x00 6002	1	Mailbox direction
CANTRS	0x00 6004	1	Transmit request set
CANTRR	0x00 6006	1	Transmit request reset
CANTA	0x00 6008	1	Transmission acknowledge
CANAA	0x00 600A	1	Abort acknowledge
CANRMP	0x00 600C	1	Receive message pending
CANRML	0x00 600E	1	Receive message lost
CANRFP	0x00 6010	1	Remote frame pending
CANGAM	0x00 6012	1	Global acceptance mask
CANMC	0x00 6014	1	Master control
CANBTC	0x00 6016	1	Bit-timing configuration
CANES	0x00 6018	1	Error and status
CANTEC	0x00 601A	1	Transmit error counter
CANREC	0x00 601C	1	Receive error counter
CANGIF0	0x00 601E	1	Global interrupt flag 0
CANGIM	0x00 6020	1	Global interrupt mask
CANGIF1	0x00 6022	1	Global interrupt flag 1
CANMIM	0x00 6024	1	Mailbox interrupt mask
CANMIL	0x00 6026	1	Mailbox interrupt level
CANOPC	0x00 6028	1	Overwrite protection control
CANTIOC	0x00 602A	1	TX I/O control
CANRIOC	0x00 602C	1	RX I/O control
CANLNT	0x00 602E	1	Local network time (Reserved in SCC mode)
CANTOC	0x00 6030	1	Time-out control (Reserved in SCC mode)
CANTOS	0x00 6032	1	Time-out status (Reserved in SCC mode)

† These registers are mapped to Peripheral Frame 1.

4.5 Multichannel Buffered Serial Port (McBSP) Module

The McBSP module has the following features:

- Compatible to McBSP in TMS320C54x™ /TMS320C55x™ DSP devices, except the DMA features
- Full-duplex communication
- Double-buffered data registers which allow a continuous data stream
- Independent framing and clocking for receive and transmit
- External shift clock generation or an internal programmable frequency shift clock
- A wide selection of data sizes including 8-, 12-, 16-, 20-, 24-, or 32-bits
- 8-bit data transfers with LSB or MSB first
- Programmable polarity for both frame synchronization and data clocks
- HIghly programmable internal clock and frame generation
- Support A-bis mode
- Direct interface to industry-standard CODECs, Analog Interface Chips (AICs), and other serially connected A/D and D/A devices
- Works with SPI-compatible devices
- Two 16 x 16-level FIFO for Transmit channel
- Two 16 x 16-level FIFO for Receive channel

The following application interfaces can be supported on the McBSP:

- T1/E1 framers
- MVIP switching-compatible and ST-BUS-compliant devices including:
  - MVIP framers
  - H.100 framers
  - SCSA framers
  - IOM-2 compliant devices
  - AC97-compliant devices (the necessary multiphase frame synchronization capability is provided.)
  - IIS-compliant devices
- McBSP clock rate = CLKG = $\frac{\text{CLKSRG}}{(1 + \text{CLKGDIV})}$, where CLKSRG source could be LSPCLK, CLKX, or CLKR.†

ADVANCE INFORMATION

TMS320C54x and TMS320C55x are trademarks of Texas Instruments.

† Serial port performance is limited by I/O buffer switching speed. Internal prescalars have to be adjusted such that the peripheral speed is less than the I/O buffer speed limit—20 MHz maximum.

Figure 4–8 shows the block diagram of the McBSP module with FIFO, interfaced to the F2810 and F2812 version of Peripheral Frame 2.



Figure 4–8. McBSP Module With FIFO

Table 4–14 provides a summary of the McBSP registers.

Table 4–14. McBSP Register Summary

NAME	ADDRESS 0x00 78xxh	TYPE (R/W)	RESET VALUE (HEX)	DESCRIPTION
DATA REGISTERS, RECEIVE, TRANSMIT†				
–	–	–	0x0000	McBSP Receive Buffer Register
–	–	–	0x0000	McBSP Receive Shift Register
–	–	–	0x0000	McBSP Transmit Shift Register
DRR2	00	R	0x0000	McBSP Data Receive Register 2 – Read First if the word size is greater than 16 bits, else ignore DRR2
DRR1	01	R	0x0000	McBSP Data Receive Register 1 – Read Second if the word size is greater than 16 bits, else read DRR1 only
DXR2	02	W	0x0000	McBSP Data Transmit Register 2 – Write First if the word size is greater than 16 bits, else ignore DXR2
DXR1	03	W	0x0000	McBSP Data Transmit Register 1 – Write Second if the word size is greater than 16 bits, else write to DXR1 only
McBSP CONTROL REGISTERS				
SPCR2	04	R/W	0x0000	McBSP Serial Port Control Register 2
SPCR1	05	R/W	0x0000	McBSP Serial Port Control Register 1
RCR2	06	R/W	0x0000	McBSP Receive Control Register 2
RCR1	07	R/W	0x0000	McBSP Receive Control Register 1
XCR2	08	R/W	0x0000	McBSP Transmit Control Register 2
XCR1	09	R/W	0x0000	McBSP Transmit Control Register 1
SRGR2	0A	R/W	0x0000	McBSP Sample Rate Generator Register 2
SRGR1	0B	R/W	0x0000	McBSP Sample Rate Generator Register 1
MULTICHANNEL CONTROL REGISTERS				
MCR2	0C	R/W	0x0000	McBSP Multichannel Register 2
MCR1	0D	R/W	0x0000	McBSP Multichannel Register 1
RCERA	0E	R/W	0x0000	McBSP Receive Channel Enable Register Partition A
RCERB	0F	R/W	0x0000	McBSP Receive Channel Enable Register Partition B
XCERA	10	R/W	0x0000	McBSP Transmit Channel Enable Register Partition A
XCERB	11	R/W	0x0000	McBSP Transmit Channel Enable Register Partition B
PCR1	12	R/W	0x0000	McBSP Pin Control Register
RCERC	13	R/W	0x0000	McBSP Receive Channel Enable Register Partition C
RCERD	14	R/W	0x0000	McBSP Receive Channel Enable Register Partition D
XCERC	15	R/W	0x0000	McBSP Transmit Channel Enable Register Partition C
XCERD	16	R/W	0x0000	McBSP Transmit Channel Enable Register Partition D

† DRR2/DRR1 and DXR2/DXR1 share the same addresses of receive and transmit FIFO registers in FIFO mode.
‡ FIFO pointers advancing is based on order of access to DRR2/DRR1 and DXR2/DXR1 registers.

Table 4–14. McBSP Register Summary (Continued)

NAME	ADDRESS 0x00 78xxh	TYPE (R/W)	RESET VALUE (HEX)	DESCRIPTION
MULTICHANNEL CONTROL REGISTERS (CONTINUED)				
RCERE	17	R/W	0x0000	McBSP Receive Channel Enable Register Partition E
RCERF	18	R/W	0x0000	McBSP Receive Channel Enable Register Partition F
XCERE	19	R/W	0x0000	McBSP Transmit Channel Enable Register Partition E
XCERF	1A	R/W	0x0000	McBSP Transmit Channel Enable Register Partition F
RCERG	1B	R/W	0x0000	McBSP Receive Channel Enable Register Partition G
RCERH	1C	R/W	0x0000	McBSP Receive Channel Enable Register Partition H
XCERG	1D	R/W	0x0000	McBSP Transmit Channel Enable Register Partition G
XCERH	1E	R/W	0x0000	McBSP Transmit Channel Enable Register Partition H
FIFO MODE REGISTERS (applicable only in FIFO mode)				
FIFO Data Registers‡				
DRR2	00	R	0x0000	McBSP Data Receive Register 2 – Top of receive FIFO – Read First FIFO pointers will not advance
DRR1	01	R	0x0000	McBSP Data Receive Register 1 – Top of receive FIFO – Read Second for FIFO pointers to advance
DXR2	02	W	0x0000	McBSP Data Transmit Register 2 – Top of transmit FIFO – Write First FIFO pointers will not advance
DXR1	03	W	0x0000	McBSP Data Transmit Register 1 – Top of transmit FIFO – Write Second for FIFO pointers to advance
FIFO Control Registers				
MFFTX	20	R/W	0xA000	McBSP Transmit FIFO Register
MFFRX	21	R/W	0x201F	McBSP Receive FIFO Register
MFFCT	22	R/W	0x0000	McBSP FIFO Control Register
MFFINT	23	R/W	0x0000	McBSP FIFO Interrupt Register
MFFST	24	R/W	0x0000	McBSP FIFO Status Register

† DRR2/DRR1 and DXR2/DXR1 share the same addresses of receive and transmit FIFO registers in FIFO mode.
‡ FIFO pointers advancing is based on order of access to DRR2/DRR1 and DXR2/DXR1 registers.

4.6 Serial Communications Interface (SCI) Module

The F2810 and F2812 devices include two serial communications interface (SCI) modules. The SCI modules support digital communications between the CPU and other asynchronous peripherals that use the standard non-return-to-zero (NRZ) format. The SCI receiver and transmitter are double-buffered, and each has its own separate enable and interrupt bits. Both can be operated independently or simultaneously in the full-duplex mode. To ensure data integrity, the SCI checks received data for break detection, parity, overrun, and framing errors. The bit rate is programmable to over 65000 different speeds through a 16-bit baud-select register.

Features of each SCI module include:

- Two external pins:
  - SCITXD: SCI transmit-output pin
  - SCIRXD: SCI receive-input pin

  NOTE: Both pins can be used as GPIO if not used for SCI.
- Baud rate programmable to 64K different rates†
  - Baud rate $= \frac{LSPCLK}{(BRR + 1) * 8}$, when BRR $\neq 0$
    $= \frac{LSPCLK}{16}$, when BRR = 0
- Data-word format
  - One start bit
  - Data-word length programmable from one to eight bits
  - Optional even/odd/no parity bit
  - One or two stop bits
- Four error-detection flags: parity, overrun, framing, and break detection
- Two wake-up multiprocessor modes: idle-line and address bit
- Half- or full-duplex operation
- Double-buffered receive and transmit functions
- Transmitter and receiver operations can be accomplished through interrupt-driven or polled algorithms with status flags.
  - Transmitter: TXRDY flag (transmitter-buffer register is ready to receive another character) and TX EMPTY flag (transmitter-shift register is empty)
  - Receiver: RXRDY flag (receiver-buffer register is ready to receive another character), BRKDT flag (break condition occurred), and RX ERROR flag (monitoring four interrupt conditions)
- Separate enable bits for transmitter and receiver interrupts (except BRKDT)

ADVANCE INFORMATION

† Serial port performance is limited by I/O buffer switching speed. Internal prescalars have to be adjusted such that the peripheral speed is less than the I/O buffer speed limit—20 MHz maximum.

- NRZ (non-return-to-zero) format
- Ten SCI module control registers located in the control register frame beginning at address 7050h

  NOTE: All registers in this module are 8-bit registers that are connected to Peripheral Frame 2. When a register is accessed, the register data is in the lower byte (7–0), and the upper byte (15–8) is read as zeros. Writing to the upper byte has no effect.

Enhanced features:

- Auto baud-detect hardware logic
- 16-level transmit/receive FIFO

The SCI port operation is configured and controlled by the registers listed in Table 4–15 and Table 4–16.

Table 4–15. SCI-A Registers†

NAME	ADDRESS	SIZE (x16)	DESCRIPTION
SCICCRA	0x00 7050	1	SCI-A Communications Control Register
SCICTL1A	0x00 7051	1	SCI-A Control Register 1
SCIHBAUDA	0x00 7052	1	SCI-A Baud Register, High Bits
SCILBAUDA	0x00 7053	1	SCI-A Baud Register, Low Bits
SCICTL2A	0x00 7054	1	SCI-A Control Register 2
SCIRXSTA	0x00 7055	1	SCI-A Receive Status Register
SCIRXEMUA	0x00 7056	1	SCI-A Receive Emulation Data Buffer Register
SCIRXBUFA	0x00 7057	1	SCI-A Receive Data Buffer Register
SCITXBUFA	0x00 7059	1	SCI-A Transmit Data Buffer Register
SCIFFTXA	0x00 705A	1	SCI-A FIFO Transmit Register
SCIFFRXA	0x00 705B	1	SCI-A FIFO Receive Register
SCIFFCTA	0x00 705C	1	SCI-A FIFO Control Register
SCIPRIA	0x00 705F	1	SCI-A Priority Control Register

† Shaded registers are new registers for the FIFO mode.

Table 4–16. SCI-B Registers†

NAME	ADDRESS	SIZE (x16)	DESCRIPTION
SCICCRB	0x00 7750	1	SCI-B Communications Control Register
SCICTL1B	0x00 7751	1	SCI-B Control Register 1
SCIHBAUDB	0x00 7752	1	SCI-B Baud Register, High Bits
SCILBAUDB	0x00 7753	1	SCI-B Baud Register, Low Bits
SCICTL2B	0x00 7754	1	SCI-B Control Register 2
SCIRXSTB	0x00 7755	1	SCI-B Receive Status Register
SCIRXEMUB	0x00 7756	1	SCI-B Receive Emulation Data Buffer Register
SCIRXBUFB	0x00 7757	1	SCI-B Receive Data Buffer Register
SCITXBUFB	0x00 7759	1	SCI-B Transmit Data Buffer Register
SCIFFTXB	0x00 775A	1	SCI-B FIFO Transmit Register
SCIFFRXB	0x00 775B	1	SCI-B FIFO Receive Register
SCIFFCTB	0x00 775C	1	SCI-B FIFO Control Register
SCIPRIB	0x00 775F	1	SCI-B Priority Control Register

† Shaded registers are new registers for the FIFO mode.

NOTE: The above registers are mapped to peripheral bus 16 space. This space only allows 16-bit accesses. 32-bit accesses produce undefined results.

Figure 4–9 shows the SCI module block diagram.



Figure 4–9. Serial Communications Interface (SCI) Module Block Diagram

4.7 Serial Peripheral Interface (SPI) Module

The F2810 and F2812 devices include the four-pin serial peripheral interface (SPI) module. The SPI is a high-speed, synchronous serial I/O port that allows a serial bit stream of programmed length (one to sixteen bits) to be shifted into and out of the device at a programmable bit-transfer rate. Normally, the SPI is used for communications between the DSP controller and external peripherals or another processor. Typical applications include external I/O or peripheral expansion through devices such as shift registers, display drivers, and ADCs. Multidevice communications are supported by the master/slave operation of the SPI.

The SPI module features include:

- Four external pins:
  - SPISOMI: SPI slave-output/master-input pin
  - SPISIMO: SPI slave-input/master-output pin
  - $\overline{\text{SPISTE}}$: SPI slave transmit-enable pin
  - SPICLK: SPI serial-clock pin

  NOTE: All four pins can be used as GPIO, if the SPI module is not used.
- Two operational modes: master and slave
- Baud rate: 125 different programmable rates†
  - Baud rate $= \frac{\text{LSPCLK}}{(\text{SPIBRR} + 1)}$, when BRR $\neq 0$
    $= \frac{\text{LSPCLK}}{4}$, when BRR = 0, 1, 2, 3
- Data word length: one to sixteen data bits
- Four clocking schemes (controlled by clock polarity and clock phase bits) include:
  - Falling edge without phase delay: SPICLK active-high. SPI transmits data on the falling edge of the SPICLK signal and receives data on the rising edge of the SPICLK signal.
  - Falling edge with phase delay: SPICLK active-high. SPI transmits data one half-cycle ahead of the falling edge of the SPICLK signal and receives data on the falling edge of the SPICLK signal.
  - Rising edge without phase delay: SPICLK inactive-low. SPI transmits data on the rising edge of the SPICLK signal and receives data on the falling edge of the SPICLK signal.
  - Rising edge with phase delay: SPICLK inactive-low. SPI transmits data one half-cycle ahead of the falling edge of the SPICLK signal and receives data on the rising edge of the SPICLK signal.
- Simultaneous receive and transmit operation (transmit function can be disabled in software)

† Serial port performance is limited by I/O buffer switching speed. Internal prescalars have to be adjusted such that the peripheral speed is less than the I/O buffer speed limit—20 MHz maximum.

- Transmitter and receiver operations are accomplished through either interrupt-driven or polled algorithms.
- Nine SPI module control registers: Located in control register frame beginning at address 7040h.

  NOTE: All registers in this module are 16-bit registers that are connected to Peripheral Frame 2. When a register is accessed, the register data is in the lower byte (7–0), and the upper byte (15–8) is read as zeros. Writing to the upper byte has no effect.

Enhanced feature:

- 16-level transmit/receive FIFO
- Delayed transmit control

The SPI port operation is configured and controlled by the registers listed in Table 4–17.

Table 4–17. SPI Registers

NAME	ADDRESS	SIZE (x16)	DESCRIPTION
SPICCR	0x00 7040	1	SPI Configuration Control Register
SPICTL	0x00 7041	1	SPI Operation Control Register
SPISTS	0x00 7042	1	SPI Status Register
SPIBRR	0x00 7044	1	SPI Baud Rate Register
SPIRXEMU	0x00 7046	1	SPI Receive Emulation Buffer Register
SPIRXBUF	0x00 7047	1	SPI Serial Input Buffer Register
SPITXBUF	0x00 7048	1	SPI Serial Output Buffer Register
SPIDAT	0x00 7049	1	SPI Serial Data Register
SPIFFTX	0x00 704A	1	SPI FIFO Transmit Register
SPIFFRX	0x00 704B	1	SPI FIFO Receive Register
SPIFFCT	0x00 704C	1	SPI FIFO Control Register
SPIPRI	0x00 704F	1	SPI Priority Control Register

NOTE: The above registers are mapped to Peripheral Frame 2. This space only allows 16-bit accesses. 32-bit accesses produce undefined results.

Figure 4–10 is a block diagram of the SPI in slave mode.



Figure 4–10. Serial Peripheral Interface Module Block Diagram

4.8 GPIO Mux

The GPIO Mux registers, are used to select the operation of shared pins on the F2810 and F2812 devices. The pins can be individually selected to operate as “Digital I/O” or connected to “Peripheral I/O” signals (via the GPxMUX registers). If selected for “Digital I/O” mode, registers are provided to configure the pin direction (via the GPxDIR registers) and to qualify the input signal to remove unwanted noise (via the GPxQUAL) registers). Table 4–18 lists the GPIO Mux Registers.

Table 4–18. GPIO Mux Registers†‡§

NAME	ADDRESS	SIZE (x16)	REGISTER DESCRIPTION
GPAMUX	0x00 70C0	1	GPIO A Mux Control Register
GPADIR	0x00 70C1	1	GPIO A Direction Control Register
GPAQUAL	0x00 70C2	1	GPIO A Input Qualification Control Register
reserved	0x00 70C3	1	
GPBMUX	0x00 70C4	1	GPIO B Mux Control Register
GPBDIR	0x00 70C5	1	GPIO B Direction Control Register
GPBQUAL	0x00 70C6	1	GPIO B Input Qualification Control Register
reserved	0x00 70C7	1	
reserved	0x00 70C8	1	
reserved	0x00 70C9	1	
reserved	0x00 70CA	1	
reserved	0x00 70CB	1	
GPDMUX	0x00 70CC	1	GPIO D Mux Control Register
GPDDIR	0x00 70CD	1	GPIO D Direction Control Register
GPDQUAL	0x00 70CE	1	GPIO D Input Qualification Control Register
reserved	0x00 70CF	1	
GPEMUX	0x00 70D0	1	GPIO E Mux Control Register
GPEDIR	0x00 70D1	1	GPIO E Direction Control Register
GPEQUAL	0x00 70D2	1	GPIO E Input Qualification Control Register
reserved	0x00 70D3	1	
GPFMUX	0x00 70D4	1	GPIO F Mux Control Register
GPFDIR	0x00 70D5	1	GPIO F Direction Control Register
reserved	0x00 70D6	1	
reserved	0x00 70D7	1	
GPGMUX	0x00 70D8	1	GPIO G Mux Control Register
GPGDIR	0x00 70D9	1	GPIO G Direction Control Register
reserved	0x00 70DA	1	
reserved	0x00 70DB	1	
reserved	0x00 70DC 0x00 70DF	4	

† Registers that are not implemented will return undefined values and writes will be ignored.
‡ Not all inputs will support input signal qualification.
§ These registers are EALLOW protected. This prevents spurious writes from overwriting the contents and corrupting the system.

If configured for ”Digital I/O” mode, additional registers are provided for setting individual I/O signals (via the GPxSET registers), for clearing individual I/O signals (via the GPxCLEAR registers), for toggling individual I/O signals (via the GPxTOGGLE registers), or for reading/writing to the individual I/O signals (via the GPxDAT registers). Table 4–19 lists the GPIO Data Registers. For more information, see the *TMS320F28x System Control and Interrupts Peripheral Reference Guide* (literature number SPRU078).

Table 4–19. GPIO Data Registers†‡

NAME	ADDRESS	SIZE (x16)	REGISTER DESCRIPTION
GPADAT	0x00 70E0	1	GPIO A Data Register
GPASET	0x00 70E1	1	GPIO A Set Register
GPACLEAR	0x00 70E2	1	GPIO A Clear Register
GPATOGGLE	0x00 70E3	1	GPIO A Toggle Register
GPBDAT	0x00 70E4	1	GPIO B Data Register
GPBSET	0x00 70E5	1	GPIO B Set Register
GPBCLEAR	0x00 70E6	1	GPIO B Clear Register
GPBTOGGLE	0x00 70E7	1	GPIO B Toggle Register
reserved	0x00 70E8	1	
reserved	0x00 70E9	1	
reserved	0x00 70EA	1	
reserved	0x00 70EB	1	
GPDDAT	0x00 70EC	1	GPIO D Data Register
GPDSET	0x00 70ED	1	GPIO D Set Register
GPDCLEAR	0x00 70EE	1	GPIO D Clear Register
GPDTOGGLE	0x00 70EF	1	GPIO D Toggle Register
GPEDAT	0x00 70F0	1	GPIO E Data Register
GPESET	0x00 70F1	1	GPIO E Set Register
GPECLEAR	0x00 70F2	1	GPIO E Clear Register
GPETOGGLE	0x00 70F3	1	GPIO E Toggle Register
GPFDAT	0x00 70F4	1	GPIO F Data Register
GPFSET	0x00 70F5	1	GPIO F Set Register
GPFCLEAR	0x00 70F6	1	GPIO F Clear Register
GPFTOGGLE	0x00 70F7	1	GPIO F Toggle Register
GPGDAT	0x00 70F8	1	GPIO G Data Register
GPGSET	0x00 70F9	1	GPIO G Set Register
GPGCLEAR	0x00 70FA	1	GPIO G Clear Register
GPGTOGGLE	0x00 70FB	1	GPIO G Toggle Register
reserved	0x00 70FC 0x00 70FF	4	

† Reserved locations will return undefined values and writes will be ignored.
‡ These registers are NOT EALLOW protected. The above registers will typically be accessed regularly by the user.

Figure 4–11 shows how the various register bits select the various modes of operation.



NOTES: A. Via the GPxDAT register, the state of any PIN can be read, regardless of the operating mode.
B. Some selected input signals are qualified by the SYSCLKOUT. The GPxQUAL register specifies the qualification sampling period. The sampling window is 6 samples wide and the output is only changed when all samples are the same (all 0's or all 1's). This feature removes unwanted spikes from the input signal.

Figure 4–11. Modes of Operation

NOTE: The input function of the GPIO pin and the input path to the peripheral are always enabled. It is the output function of the GPIO pin that is multiplexed with the output path of the primary (peripheral) function. Since the output buffer of a pin connects back to the input buffer, any GPIO signal present at the pin will be propagated to the peripheral module as well. Therefore, when a pin is configured for GPIO operation, the corresponding peripheral functionality (and interrupt-generating capability) must be disabled. Otherwise, interrupts may be inadvertently triggered.

Table 4–20. GPAMUX, GPADIR Register Bit Definitions

GPAMUX BIT	PERIPHERAL NAME (BIT = 1)	GPIO NAME (BIT = 0)	GPADIR BIT	TYPE	RESET	INPUT QUAL
EV-A Peripheral						
15	$\overline{\text{C3TRIP}}$ (I)	GPIOA15	15	R/W	0	yes
14	$\overline{\text{C2TRIP}}$ (I)	GPIOA14	14	R/W	0	yes
13	$\overline{\text{C1TRIP}}$ (I)	GPIOA13	13	R/W	0	yes
12	TCLKINA (I)	GPIOA12	12	R/W	0	yes
11	TDIRA (I)	GPIOA11	11	R/W	0	yes
10	CAP3_QEPI1 (I)	GPIOA10	10	R/W	0	yes
9	CAP2_QEP2 (I)	GPIOA9	9	R/W	0	yes
8	CAP1_QEP1 (I)	GPIOA8	8	R/W	0	yes
7	T2PWM_T2CMP (0)	GPIOA7	7	R/W	0	yes
6	T1PWM_T1CMP (0)	GPIOA6	6	R/W	0	yes
5	PWM6 (O)	GPIOA5	5	R/W	0	yes
4	PWM5 (O)	GPIOA4	4	R/W	0	yes
3	PWM4 (O)	GPIOA3	3	R/W	0	yes
2	PWM3 (O)	GPIOA2	2	R/W	0	yes
1	PWM2 (O)	GPIOA1	1	R/W	0	yes
0	PWM1 (O)	GPIOA0	0	R/W	0	yes

Table 4–21. GPAQUAL Register Bit Definitions

BIT	NAME	TYPE	RESET	DESCRIPTION
15:8	reserved	R = 0	0:0	
7:0	QUALPRD	R/W	0:0	Specifies the qualification sampling period: 0x00 no qualification (just SYNC to SYSCLKOUT) 0x01 QUALPRD = 2 SYSCLKOUT cycles 0x02 QUALPRD = 4 SYSCLKOUT cycles . . . 0xFF QUALPRD = 510 SYSCLKOUT cycles

NOTES: 1. GPADIR bit = 0, configures corresponding GPIO pin as an input. GPADIR bit = 1, configures corresponding GPIO pin as an output.
2. The GPADAT, GPASET, GPACLEAR, GPATOGGLE registers have the same bit to I/O signal mapping as the GPAMUX and GPADIR registers.
3. The GPADAT register is a R/W register. Reading the register will reflect the current state of the input I/O signal (after qualification). Writing to the register will set the corresponding state of any I/O signal configured as an output.
4. The GPASET register is a write-only register (reads back 0). Writing a 1 to the corresponding bit of an I/O signal will cause the I/O signal to go high. Writing a 0 will have no effect.
5. The GPACLEAR register is a write-only register (reads back 0). Writing a 1 to the corresponding bit of an I/O signal will cause the I/O signal to go low. Writing a 0 will have no effect.
6. The GPATOGGLE register is a write-only register (reads back 0). Writing a 1 to the corresponding bit of an I/O signal will cause the I/O signal to toggle. Writing a 0 will have no effect.

Table 4–22. GPBMUX, GPBDIR Register Bit Definitions

GPBMUX BIT	PERIPHERAL NAME (BIT = 1)	GPIO NAME (BIT = 0)	GPBDIR BIT	TYPE	RESET	INPUT QUAL
EV-B Peripheral						
15	$\overline{\text{C6TRIP}}$ (I)	GPIOB15	15	R/W	0	yes
14	$\overline{\text{C5TRIP}}$ (I)	GPIOB14	14	R/W	0	yes
13	$\overline{\text{C4TRIP}}$ (I)	GPIOB13	13	R/W	0	yes
12	TCLKINB (I)	GPIOB12	12	R/W	0	yes

Table 4–22. GPBMUX, GPBDIR Register Bit Definitions (Continued)

GPBMUX BIT	PERIPHERAL NAME (BIT = 1)	GPIO NAME (BIT = 0)	GPBDIR BIT	TYPE	RESET	INPUT QUAL
11	TDIRB (I)	GPIOB11	11	R/W	0	yes
10	CAP6_QEPI2 (I)	GPIOB10	10	R/W	0	yes
9	CAP5_QEP4 (I)	GPIOB9	9	R/W	0	yes
8	CAP4_QEP3 (I)	GPIOB8	8	R/W	0	yes
7	T4PWM_T4CMP (0)	GPIOB7	7	R/W	0	yes
6	T3PWM_T3CMP (0)	GPIOB6	6	R/W	0	yes
5	PWM12 (O)	GPIOB5	5	R/W	0	yes
4	PWM11 (O)	GPIOB4	4	R/W	0	yes
3	PWM10 (O)	GPIOB3	3	R/W	0	yes
2	PWM9 (O)	GPIOB2	2	R/W	0	yes
1	PWM8 (O)	GPIOB1	1	R/W	0	yes
0	PWM7 (O)	GPIOB0	0	R/W	0	yes

Table 4–23. GPBQUAL Register Bit Definitions

BIT	NAME	TYPE	RESET	DESCRIPTION
15:8	reserved	R = 0	0:0	
7:0	QUALPRD	R/W	0:0	Specifies the qualification sampling period: 0x00 no qualification (just SYNC to SYSCLKOUT) 0x01 QUALPRD = SYSCLKOUT/2 0x02 QUALPRD = SYSCLKOUT/4 . 0xFF QUALPRD = SYSCLKOUT/510

Table 4–24. GPDMUX, GPDDIR Register Bit Definitions

GPDMUX BIT	PERIPHERAL NAME (BIT = 1)	GPIO NAME (BIT = 0)	GPDDIR BIT	TYPE	RESET	INPUT QUAL
EV-B Peripheral:						
15	reserved	GPIOD15	15	R = 0	0	–
14	reserved	GPIOD14	14	R = 0	0	–
13	reserved	GPIOD13	13	R = 0	0	–
12	reserved	GPIOD12	12	R = 0	0	–
11	reserved	GPIOD11	11	R/W	0	–
10	reserved	GPIOD10	10	R/W	0	–
9	reserved	GPIOD9	9	R = 0	0	–
8	reserved	GPIOD8	8	R = 0	0	–
7	reserved	GPIOD7	7	R = 0	0	–
6	$\overline{\text{T4CTRIP}}$ (I)	GPIOD6	6	R/W	0	yes
5	$\overline{\text{T3CTRIP\_PDPINTB}}$ (I)	GPIOD5	5	R/W	0	yes
EV-A Peripheral:						
4	reserved	GPIOD4	4	R/W	0	–
3	reserved	GPIOD3	3	R/W	0	–
2	reserved	GPIOD2	2	R/W	0	–
1	$\overline{\text{T2CTRIP}}$ (I)	GPIOD1	1	R/W	0	yes
0	$\overline{\text{T1CTRIP\_PDPINTA}}$ (I)	GPIOD0	0	R/W	0	yes

Table 4–25. GPDQUAL Register Bit Definitions

BIT	NAME	TYPE	RESET	DESCRIPTION
15:8	reserved	R = 0	0:0	
7:0	QUALPRD	R/W	0:0	Specifies the qualification sampling period: 0x00 no qualification (just SYNC to SYSCLKOUT) 0x01 QUALPRD = SYSCLKOUT/2 0x02 QUALPRD = SYSCLKOUT/4 . 0xFF QUALPRD = SYSCLKOUT/510

Table 4–26. GPEMUX, GPEDIR Register Bit Definitions

GPEMUX BIT	PERIPHERAL NAME (BIT = 1)	GPIO NAME (BIT = 0)	GPEDIR BIT	TYPE	RESET	INPUT QUAL
Interrupts:						
15	reserved	GPIOE15	15	R = 0	0	–
14	reserved	GPIOE14	14	R = 0	0	–
13	reserved	GPIOE13	13	R = 0	0	–
12	reserved	GPIOE12	12	R = 0	0	–
11	reserved	GPIOE11	11	R = 0	0	–
10	reserved	GPIOE10	10	R = 0	0	–
9	reserved	GPIOE9	9	R = 0	0	–
8	reserved	GPIOE8	8	R = 0	0	–
7	reserved	GPIOE7	7	R = 0	0	–
6	reserved	GPIOE6	6	R = 0	0	–
5	reserved	GPIOE5	5	R = 0	0	–
4	reserved	GPIOE4	4	R/W	0	–
3	reserved	GPIOE3	3	R/W	0	–
2	XNMI_XINT13 (I)	GPIOE2	2	R/W	0	yes
1	XINT2_ADCSOC (I)	GPIOE1	1	R/W	0	yes
0	XINT1_$\overline{\text{XBIO}}$ (I)	GPIOE0	0	R/W	0	yes

Table 4–27. GPEQUAL Register Bit Definitions

BIT	NAME	TYPE	RESET	DESCRIPTION
15:8	reserved	R = 0	0:0	
7:0	QUALPRD	R/W	0:0	Specifies the qualification sampling period: 0x00 no qualification (just SYNC to SYSCLKOUT) 0x01 QUALPRD = SYSCLKOUT/2 0x02 QUALPRD = SYSCLKOUT/4 . 0xFF QUALPRD = SYSCLKOUT/510

Table 4–28. GPFMUX, GPFDIR Register Bit Defintions

GPFMUX BIT	PERIPHERAL NAME (BIT = 1)	GPIO NAME (BIT = 0)	GPFDIR BIT	TYPE	RESET	INPUT QUAL
XINT I/O Space Strobe & XF CPU Output Signal:						
15	reserved	GPIOF15	15	R/W	0	no
14	XF (0)	GPIOF14	14	R/W	0	no
McBSP Peripheral:						
13	MDR (I)	GPIOF13	13	R/W	0	no
12	MDX (O)	GPIOF12	12	R/W	0	no
11	MFSR (I/O)	GPIOF11	11	R/W	0	no
10	MFSX (I/O)	GPIOF10	10	R/W	0	no
9	MCLKR (I/O)	GPIOF9	9	R/W	0	no
8	MCLKX (I/O)	GPIOF8	8	R/W	0	no
CAN Peripheral:						
7	CANRX (I)	GPIOF7	7	R/W	0	no
6	CANTX (O)	GPIOF6	6	R/W	0	no
SCIA Peripheral:						
5	SCIRXDA (I)	GPIOF5	5	R/W	0	no
4	SCITXDA (O)	GPIOF4	4	R/W	0	no
SPI Peripheral:						
3	SPISTE (I/O)	GPIOF3	3	R/W	0	no
2	SPICLK (I/O)	GPIOF2	2	R/W	0	no
1	SPISOMI (I)	GPIOF1	1	R/W	0	no
0	SPISIMO (O)	GPIOF0	0	R/W	0	no

Table 4–29. GPGMUX, GPGDIR Register Bit Definitions

GPGMUX BIT	PERIPHERAL NAME (BIT = 1)	GPIO NAME (BIT = 0)	GPGDIR BIT	TYPE	RESET	INPUT QUAL
SCI-B Peripheral:						
15	reserved	GPIOG15	15	R/W	0	–
14	reserved	GPIOG14	14	R/W	0	–
13	reserved	GPIOG13	13	R/W	0	–
12	reserved	GPIOG12	12	R/W	0	–
11	reserved	GPIOG11	11	R/W	0	–
10	reserved	GPIOG10	10	R/W	0	–
9	reserved	GPIOG9	9	R/W	0	–
8	reserved	GPIOG8	8	R/W	0	–
7	reserved	GPIOG7	7	R/W	0	–
6	reserved	GPIOG6	6	R/W	0	–
5	SCIRXDB (I)	GPIOG5	5	R/W	0	no
4	SCITXDB (O)	GPIOG4	4	R/W	0	no
3	reserved	GPIOG3	3	R/W	0	–
2	reserved	GPIOG2	2	R/W	0	–
1	reserved	GPIOG1	1	R/W	0	–
0	reserved	GPIOG0	0	R/W	0	–

5 Development Support

Texas Instruments (TI) offers an extensive line of development tools for the C28x™ generation of DSPs, including tools to evaluate the performance of the processors, generate code, develop algorithm implementations, and fully integrate and debug software and hardware modules.

The following products support development of F2810- and F2812-based applications:

Software Development Tools:
Assembler/linker
Simulator
Optimizing ANSI C compiler
Application algorithms
C/C++/Assembly debugger and code profiler

Hardware Development Tools:
Emulator XDS510™ (supports x24x/28x multiprocessor system debug)
SPI515
XDS510PP, XDS510PP Plus, XDS510 USB

Development tools for the 28x are as follows:

- Code Composer Studio™ Integrated Development Environment (IDE) Version 2.x
  - Code Composer Studio Version 2.0 Debugger
  - Code Generation Tools
  - Assembler/Linker
  - C/C++ Compiler
  - Cycle Accurate Simulator
- JTAG-Based Emulator
- Sample Applications Code
- Universal 5-V DC Power Supply
- Documentation and Cables

XDS510 is a trademark of Texas Instruments.

5.1 Device and Development Support Tool Nomenclature

To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of all TMS320™ DSP devices and support tools. Each TMS320™ DSP commercial family member has one of three prefixes: TMX, TMP, or TMS. Texas Instruments recommends two of three possible prefix designators for support tools: TMDX and TMDS. These prefixes represent evolutionary stages of product development from engineering prototypes (TMX/TMDX) through fully qualified production devices/tools (TMS/TMDS).

Device development evolutionary flow:

TMX Experimental device that is not necessarily representative of the final device's electrical specifications

TMP Final silicon die that conforms to the device's electrical specifications but has not completed quality and reliability verification

TMS Fully qualified production device

Support tool development evolutionary flow:

TMDX Development-support product that has not yet completed Texas Instruments internal qualification testing.

TMDS Fully qualified development-support product

TMX and TMP devices and TMDX development-support tools are shipped with appropriate disclaimers describing their limitations and intended uses. Experimental devices (TMX) may not be representative of a final product and Texas Instruments reserves the right to change or discontinue these products without notice.

TMS devices and TMDS development-support tools have been characterized fully, and the quality and reliability of the device have been demonstrated fully. TI's standard warranty applies.

Predictions show that prototype devices (TMX or TMP) have a greater failure rate than the standard production devices. Texas Instruments recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used.

TI device nomenclature also includes a suffix with the device family name. This suffix indicates the package type (for example, PBK) and temperature range (for example, A). Figure 5–1 provides a legend for reading the complete device name for any TMS320x28x family member.



† BGA = Ball Grid Array
LQFP = Low-Profile Quad Flatpack

Figure 5–1. TMS320x28x Device Nomenclature

TMS320 is a trademark of Texas Instruments.

ADVANCE INFORMATION

6 Documentation Support

Extensive documentation supports all of the TMS320™ DSP family generations of devices from product announcement through applications development. The types of documentation available include: data sheets and data manuals, with design specifications; and hardware and software applications. Useful reference documentation includes:

- *3.3V DSP for Digital Motor Control* application report (literature number SPRA550)
- *TMS320F28x Serial Communication Interface (SCI) Peripheral Reference Guide* (literature number SPRU051)
- *TMS320F28x Serial Peripheral Interface (SPI) Peripheral Reference Guide* (literature number SPRU059)
- *TMS320F28x Analog-to-Digital Converter (ADC) Peripheral Reference Guide* (literature number SPRU060)
- *TMS320F28x Multichannel Buffered Serial Port (McBSP) Peripheral Reference Guide* (literature number SPRU061)
- *TMS320F28x Event Manager (EV) Peripheral Reference Guide* (literature number SPRU065)
- *TMS320F28x External Interface (XINTF) Peripheral Reference Guide* (literature number SPRU067)
- *TMS320F28x Enhanced Controller Area Network (eCAN) Peripheral Reference Guide* (literature number SPRU074)
- *TMS320F28x System Control and Interrupts Peripheral Reference Guide* (literature number SPRU078)
- *TMS320F28x Boot ROM Peripheral Reference Guide* (literature number SPRU095)
- *TMS320C28x DSP CPU and Instruction Set Reference Guide* (literature number SPRU430)
- *TMS320F28x DSP Peripheral Reference Guide* (literature number SPRU566)

A series of DSP textbooks is published by Prentice-Hall and John Wiley & Sons to support digital signal processing research and education. The TMS320™ DSP newsletter, *Details on Signal Processing*, is published quarterly and distributed to update TMS320™ DSP customers on product information.

Updated information on the TMS320™ DSP controllers can be found on the worldwide web at: **http://www.ti.com**.

To send comments regarding this TMS320F2810/TMS320F2812 data manual (literature number SPRS174), use the *comments@books.sc.ti.com* email address, which is a repository for feedback. For questions and support, contact the Product Information Center listed at the **http://www.ti.com/sc/docs/pic/home.htm** site.

ADVANCE INFORMATION

7 Electrical Specifications

This section provides the absolute maximum ratings and the recommended operating conditions for the TMS320F2810 and TMS320F2812 DSPs.

7.1 Absolute Maximum Ratings

Unless otherwise noted, the list of absolute maximum ratings are specified over operating temperature ranges. Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Section 7.2 is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. All voltage values are with respect to V_{SS}.

Supply voltage range, V_{DDIO}, V_{DDA1}, V_{DDA2}, and $AV_{DDREFBG}$ . . . . . – 0.3 V to 4.6 V
Supply voltage range, V_{DD} . . . . . – 0.5 V to 2.5 V
V_{DD3VFL} range . . . . . – 0.3 V to 4.6 V
Input voltage range, V_{IN} . . . . . – 0.3 V to 4.6 V
Output voltage range, V_O . . . . . – 0.3 V to 4.6 V
Output voltage range,V_O . . . . . – 0.3 V to 4.6 V
Input clamp current, I_{IK} (V_{IN} < 0 or V_{IN} > V_{DDIO}) . . . . . ± 20 mA
Output clamp current, I_{OK} (V_O < 0 or V_O > V_{DDIO}) . . . . . ± 20 mA
Operating case temperature ranges, T_C: A version (GHH, PGF, PBK) . . . . . – 40°C to 85°C
S version (PGF, PBK) . . . . . – 40°C to 125°C
Storage temperature range, T_{stg}† . . . . . – 65°C to 150°C

† Long-term high-temperature storage and/or extended use at maximum recommended operating conditions may result in a reduction of overall device life. For additional information, please contact TI.

7.2 Recommended Operating Conditions‡

				MIN	NOM	MAX	UNIT
V_{DDIO}	Device supply voltage, I/O			3.14	3.3	3.47	V
V_{DD}	Device supply voltage, CPU		1.8 V (135 MHz)	1.71	1.8	1.89	V
			1.9 V (150 MHz)	1.81	1.9	2	
V_{SS}	Supply ground				0		V
V_{DDA1}, V_{DDA2}, $AV_{DDREFBG}$	ADC supply voltage			3.14	3.3	3.47	V
V_{DD3VFL}	Flash programming supply voltage			3.14	3.3	3.47	V
$f_{SYSCLKOUT}$	Device clock frequency (system clock)		V_{DD} = 1.9 V ± 5%	2		150	MHz
			V_{DD} = 1.8 V ± 5%	2		135	
V_{IH}	High-level input voltage		All inputs	2			V
V_{IL}	Low-level input voltage		All inputs			0.8	V
I_{OH}	High-level output source current, V_{OH} = 2.4 V		All I/Os except Group 2			– 4	mA
			Group 2§			– 8	
I_{OL}	Low-level output sink current, V_{OL} = V_{OL} MAX		All I/Os except Group 2			4	mA
			Group 2§			8	
T_C	Case temperature	A version		– 40		85	°C
		S version		– 40		125	
N_f	Flash endurance for the array (Write/erase cycles)		– 40°C to 85°C	100	1000		cycles
N_{OTP}	OTP endurance for the array (Write cycles)		– 40°C to 85°C			1	write

‡ Refer to Section 7.5 for power sequencing of V_{DDIO}, V_{DD}, V_{DDA1}/V_{DDA2}/$AV_{DDREFBG}$, and V_{DD3VFL}.
§ Group 2 pins are as follows: XINTF pins, PDPINTA, TDO, XCLKOUT, XF, EMU0, and EMU1.
In Revision C, EVA (GPIOA0–GPIOA15) and GPIOD0 are 4 mA drive.

ADVANCE INFORMATION

7.3 Electrical Characteristics Over Recommended Operating Conditions (Unless Otherwise Noted)

PARAMETER			TEST CONDITIONS		MIN	TYP	MAX	UNIT
V_{OH}	High-level output voltage		$I_{OH} = I_{OH}MAX$		2.4			V
V_{OL}	Low-level output voltage		$I_{OL} = I_{OL}MAX$				0.4	V
I_{IL}	Input current (low level)	With pullup	V_{DDIO} = 3.3 V, V_{IN} = 0 V	All I/Os† except EVB		–100		µA
				GPIOB/EVB		–20		
		With pulldown	V_{DDIO} = 3.3 V, V_{IN} = 0 V				±2	
I_{IH}	Input current (high level)	With pullup	V_{DDIO} = 3.3 V, V_{IN} = V_{DD}				±2	µA
		With pulldown	V_{DDIO} = 3.3 V, V_{IN} = V_{DD}	All I/Os† except EVB		100		
				GPIOB/EVB		20		
I_{OZ}	Output current, high-impedance state (off-state)		V_O = V_{DDIO} or 0 V				±2	µA
C_i	Input capacitance					2		pF
C_o	Output capacitance					3		pF

† The following pins have no internal PU/PD: GPIOE0, GPIOE1, GPIOF0, GPIOF1, GPIOF2, GPIOF3, GPIOF12, GPIOG4, and GPIOG5.

7.4 Current Consumption by Power-Supply Pins Over Recommended Operating Conditions During Low-Power Modes at 150-MHz SYSCLKOUT

MODE	TEST CONDITIONS	TYP I_{DD}	TYP I_{DDIO}	TYP I_{DD3VFL}	TYP I_{DDA}‡
Operational	All peripheral clocks are enabled. A dummy loop is executed in flash.	185 mA	20 mA	50 mA	40 mA
IDLE	– Flash is powered down – XCLKOUT is turned off – All peripheral clocks are on, except ADC	125 mA	5 mA	4 µA	0
STANDBY	– Flash is powered down – Peripheral clocks are turned off – Pins without an internal PU/PD are tied high/low	3 mA	3 µA	4 µA	0
HALT	– Flash is powered down – Peripheral clocks are turned off – Pins without an internal PU/PD are tied high/low – Input clock is disabled	10 µA	3 µA	4 µA	0

‡ I_{DDA} includes current into V_{DDA1}, V_{DDA2}, $AV_{DDREFBG}$, and V_{DDAIO} pins.

ADVANCE INFORMATION

7.5 Power Sequencing Requirements

TMS320F2812/F2810 silicon requires dual voltages (1.8 V and 3.3 V) to power up the CPU, Flash, ADC, and the I/Os. To ensure the correct reset state for all modules during power up, there are some requirements to be met while powering up/powering down the device. The current F2812 silicon reference schematics (Spectrum Digital Incorporated eZdsp™ board) suggests two options for the power sequencing circuit.

- Option 1:

  In this approach, an external power sequencing circuit enables V_{DDIO} first, then V_{DD} and V_{DD1} (1.8 V). After 1.8 V ramps, the 3.3 V for Flash (V_{DD3VFL}) and ADC ($V_{DDA1}/V_{DDA2}/AV_{DDREFBG}$) modules are ramped up. While option 1 is still valid, TI has simplified the requirement. Option 2 covers the recommended simplified approach.

- Option 2:

  Enable power to all 3.3-V supply pins (V_{DDIO}, V_{DD3VFL}, $V_{DDA1}/V_{DDA2}/AV_{DDREFBG}$) and then ramp 1.8 V ($V_{DD}/V_{DD1}$) supply pins.

  1.8 V (V_{DD}/V_{DD1}) should not reach 0.3 V until V_{DDIO} has reached 2.5 V. This ensures the reset signal from the I/O pin has propagated through the I/O buffer to provide power-on reset to all the modules inside the device. See Figure 7–7 for power-on reset timings.

- Power-Down Sequencing:

  During power-down, the device reset should be asserted low (8 μs, minimum) before the V_{DD} supply reaches 1.5 V. This will help to keep on-chip flash logic in reset prior to the V_{DDIO}/V_{DD} power supplies ramping down. It is recommended that the device reset control from “Low-Dropout (LDO)” regulators or voltage supervisors be used to meet this constraint. LDO regulators that facilitate power-sequencing (with the aid of additional external components) may be used to meet the power sequencing requirement. Refer to www.spectrumdigital.com for F2812 eZdsp™ schematics and updates.

Table 7–1. Recommended “Low-Dropout Regulators”

SUPPLIER	PART NUMBER
Texas Instruments	TPS767D301

ADVANCE INFORMATION

eZdsp is a trademark of Spectrum Digital Incorporated.



† $V_{DD\_3.3V}$ – V_{DDIO}, V_{DD3VFL}, V_{DDAIO}, V_{DDA1}, V_{DDA2}, $AV_{DDREFBG}$
‡ $V_{DD\_1.8V}$ – V_{DD}, V_{DD1}

NOTES: A. 1.8-V supply should ramp after the 3.3-V supply reaches at least 2.5 V.
B. Reset ($\overline{XRS}$) should remain low until supplies and clocks are stable. Refer to Figure 7–7, Power-on Reset in Microcomputer Mode ($XMP/\overline{MC}$ = 0), for minimum requirements.
C. Voltage supervisor or LDO reset control will trip reset ($\overline{XRS}$) first when the 3.3-V supply is off regulation. Typically, this occurs a few milliseconds before the 1.8-V supply reaches 1.5 V.
D. Keeping reset low ($\overline{XRS}$) for 8 µs prior to the 1.8-V supply reaching 1.5 V will keep the flash module in complete reset before the supplies ramp down.

Figure 7–1. F2812/F2810 Typical Power-Up and Power-Down Sequence – Option 2

7.6 Current Consumption Graphs



Figure 7–2. F2812/F2810 Typical Current Consumption (With Peripheral Clocks Enabled)

7.7 Reducing Current Consumption

28x DSPs incorporate a unique method to reduce the device current consumption. A reduction in current consumption can be achieved by turning off the clock to any peripheral module which is not used in a given application. Table 7–2 indicates the typical reduction in current consumption achieved by turning off the clocks to various peripherals.

Table 7–2. Typical Current Consumption by Various Peripherals (at 150 MHz)

PERIPHERAL MODULE	CURRENT REDUCTION (mA)
eCAN	12
EVA	6
EVB	6
ADC	11†
SCI	4.1
SPI	5
McBSP	13.5

† This number represents the current drawn by the digital portion of the ADC module. Turning off the clock to the ADC module results in the elimination of the current drawn by the analog portion of the ADC (I_{CCA}) as well.

NOTE: All peripheral clocks are disabled upon reset.

ADVANCE INFORMATION

7.8 Signal Transition Levels

The data in this section is shown for the 3.3-V version. Note that some of the signals use different reference voltages, see the recommended operating conditions table. Output levels are driven to a minimum logic-high level of 2.4 V and to a maximum logic-low level of 0.8 V.

Figure 7–3 shows output levels.



Figure 7–3. Output Levels

Output transition times are specified as follows:

- For a *high-to-low transition*, the level at which the output is said to be no longer high is below 80% of the total voltage range and lower and the level at which the output is said to be low is 20% of the total voltage range and lower.
- For a *low-to-high transition*, the level at which the output is said to be no longer low is 20% of the total voltage range and higher and the level at which the output is said to be high is 80% of the total voltage range and higher.

Figure 7–4 shows the input levels.



Figure 7–4. Input Levels

Input transition times are specified as follows:

- For a *high-to-low transition* on an input signal, the level at which the input is said to be no longer high is 90% of the total voltage range and lower and the level at which the input is said to be low is 10% of the total voltage range and lower.
- For a *low-to-high transition* on an input signal, the level at which the input is said to be no longer low is 10% of the total voltage range and higher and the level at which the input is said to be high is 90% of the total voltage range and higher.

7.9 Timing Parameter Symbology

Timing parameter symbols used are created in accordance with JEDEC Standard 100. To shorten the symbols, some of the pin names and other related terminology have been abbreviated as follows:

Lowercase subscripts and their meanings:	
a	access time
c	cycle time (period)
d	delay time
f	fall time
h	hold time
r	rise time
su	setup time
t	transition time
v	valid time
w	pulse duration (width)

Letters and symbols and their meanings:	
H	High
L	Low
V	Valid
X	Unknown, changing, or don't care level
Z	High impedance

7.10 General Notes on Timing Parameters

All output signals from the 28x devices (including XCLKOUT) are derived from an internal clock such that all output transitions for a given half-cycle occur with a minimum of skewing relative to each other.

The signal combinations shown in the following timing diagrams may not necessarily represent actual cycles. For actual cycle examples, refer to the appropriate cycle description section of this document.

7.11 Test Load Circuit

This test load circuit is used to measure all switching characteristics provided in this document.



Where: $I_{OL-test}$ = 4 or 8 mA (all outputs)
$I_{OH-test}$ = 300 µA (all outputs)
V_{Load} = 65% of V_{DDIO}
C_T = 40 pF typical load circuit capacitance.

Figure 7–5. 3.3-V Test Load Circuit

7.12 Clock Timings

7.12.1 Input Clock Requirements

The clock provided at the XCLKIN pin generates the internal CPU clock cycle.

Table 7–3, Table 7–4, and Table 7–5 assume testing over recommended operating conditions (see Figure 7–6).

Table 7–3. Input Clock Frequency

PARAMETER			MIN	MAX	UNIT
f_x	Input clock frequency	Resonator	20	35	MHz
		Crystal	20	35	
		XCLKIN	4	150	

Table 7–4. XCLKIN Timing Requirements – PLL Bypassed or Enabled

NO.			MIN	MAX	UNIT
C8	$t_{c(CI)}$	Cycle time, XCLKIN	6.67	†	ns
C9	$t_{f(CI)}$	Fall time, XCLKIN		TBD	ns
C10	$t_{r(CI)}$	Rise time, XCLKIN		TBD	ns
C11	$t_{w(CIL)}$	Pulse duration, X1/XCLKIN low as a percentage of $t_{c(CI)}$	40	60	%
C12	$t_{w(CIH)}$	Pulse duration, X1/XCLKIN high as a percentage of $t_{c(CI)}$	40	60	%

† This device utilizes a fully static design and therefore can operate with $t_{c(CI)}$ approaching ∞ in low-power modes.

Table 7–5. XCLKIN Timing Requirements – PLL Disabled

NO.			MIN	MAX	UNIT
C8	$t_{c(CI)}$	Cycle time, XCLKIN	7	†	ns
C9	$t_{f(CI)}$	Fall time, XCLKIN		TBD	ns
C10	$t_{r(CI)}$	Rise time, XCLKIN		TBD	ns
C11	$t_{w(CIL)}$	Pulse duration, X1/XCLKIN low as a percentage of $t_{c(CI)}$	40	60	%
C12	$t_{w(CIH)}$	Pulse duration, X1/XCLKIN high as a percentage of $t_{c(CI)}$	40	60	%

† This device utilizes a fully static design and therefore can operate with $t_{c(CI)}$ approaching ∞ in low-power modes.

Table 7–6. Possible PLL Configuration Modes

PLL MODE	REMARKS	SYSCLKOUT
PLL Disabled	Invoked by tying $\overline{\text{XPLLDIS}}$ pin low upon reset. PLL block is completely disabled. Clock input to the CPU (CLKIN) is directly derived from the clock signal present at the X1/XCLKIN pin.	XCLKIN
PLL Bypassed	Default PLL configuration upon power-up, if PLL is not disabled. The PLL itself is bypassed. However, the /2 module in the PLL block divides the clock input at the X1/XCLKIN pin by two before feeding it to the CPU.	XCLKIN/2
PLL Enabled	Achieved by writing a non-zero value “n” into PLLCR register. The /2 module in the PLL block now divides the output of the PLL by two before feeding it to the CPU.	(XCLKIN * n) / 2

7.12.2 Output Clock Characteristics

Table 7–7 assumes testing over recommended operating conditions and H = 0.5$t_{c(XCO)}$ (see Figure 7–6).

Table 7–7. XCLKOUT Switching Characteristics (PLL Bypassed or Enabled)†

NO.	PARAMETER		MIN	TYP	MAX	UNIT
C1	$t_{c(XCO)}$	Cycle time, XCLKOUT	6.67‡		§	ns
C2	$t_{d(ClH-XCO)}$	Delay time, XCLKIN high to XCLKOUT high/low		TBD		ns
C3	$t_{f(XCO)}$	Fall time, XCLKOUT		2		ns
C4	$t_{r(XCO)}$	Rise time, XCLKOUT		2		ns
C5	$t_{w(XCOL)}$	Pulse duration, XCLKOUT low	H–2		H+2	ns
C6	$t_{w(XCOH)}$	Pulse duration, XCLKOUT high	H–2		H+2	ns
C7	t_p	PLL lock time¶			131 072$t_{c(Cl)}$	ns

† A load of 40 pF is assumed for these parameters.
‡ The PLL must be used for maximum frequency operation.
§ This device utilizes a fully static design and therefore can operate with $t_{c(Cl)}$ approaching ∞ in low-power modes.
¶ This parameter has changed from 4096 XCLKIN cycles in the earlier revisions of the silicon.



NOTES: A. XCLKOUT configured to reflect SYSCLKOUT.
B. The relationship of XCLKIN to XCLKOUT depends on the divide factor chosen. The waveform relationship shown in Figure 7–6 is intended to illustrate the timing parameters only and may differ based on configuration.

Figure 7–6. Clock Timing

ADVANCE INFORMATION

7.13 Reset Timings

Table 7–8 assumes testing over recommended operating conditions (see Figure 7–7, Figure 7–8, Figure 7–9, and Figure 7–10).

Table 7–8. Reset ($\overline{XRS}$) Timing Requirements

			MIN	NOM	MAX	UNIT
$t_{w(RSL1)}$	Pulse duration, stable XCLKIN to $\overline{XRS}$ high		$8t_{c(CI)}$			cycles
$t_{w(RSL2)}$	Pulse duration, $\overline{XRS}$ low	Warm reset	$8t_{c(CI)}$			cycles
		WD-initiated reset		$512t_{c(CI)}$		
$t_{w(WDRS)}$	Pulse duration, reset pulse generated by watchdog			$512t_{c(CI)}$		cycles
$t_{d(EX)}$	Delay time, address/data valid after $\overline{XRS}$ high			$32t_{c(CI)}$		cycles
t_{OSCST}†	Oscillator start-up time		1	10		ms
$t_{h(XPLLDIS)}$			$16t_{c(CI)}$			cycles
$t_{h(XMP/MC)}$			$16t_{c(CI)}$			cycles
$t_{h(boot-mode)}$			$2520t_{c(CI)}$			cycles

† Dependent on crystal/resonator and board design.

NOTE: If external oscillator/clock source are used, reset time has to be low at least for 1 ms after V_{DD} reaches 1.5 V.



† $V_{DDAn} – V_{DDA1}/V_{DDA2}$ and $AV_{DDREFBG}$

‡ After reset, the Boot ROM code executes instructions for 1260 SYSCLKOUT cycles (SYSCLKOUT = XCLKIN/2) and then samples BOOT Mode pins. Based on the status of the Boot Mode pin, the boot code branches to destination memory or boot code function in ROM. The BOOT Mode pins should be held high/low for at least 2520 XCLKIN cycles from boot ROM execution time for proper selection of Boot modes.

If Boot ROM code executes after power-on conditions (in debugger environment), the Boot code execution time is based on the current SYSCLKOUT speed. The SYSCLKOUT will be based on user environment and could be with or without PLL enabled.

Figure 7–7. Power-on Reset in Microcomputer Mode (XMP/$\overline{MC}$ = 0)



Figure 7–8. Power-on Reset in Microprocessor Mode (XMP/$\overline{MC}$ = 1)

ADVANCE INFORMATION



† After reset, the Boot ROM code executes instructions for 1260 SYSCLKOUT cycles (SYSCLKOUT = XCLKIN/2) and then samples BOOT Mode pins. Based on the status of the Boot Mode pin, the boot code branches to destination memory or boot code function in ROM. The BOOT Mode pins should be held high/low for at least 2520 XCLKIN cycles from boot ROM execution time for proper selection of Boot modes.
If Boot ROM code executes after power-on conditions (in debugger environment), the Boot code execution time is based on the current SYSCLKOUT speed. The SYSCLKOUT will be based on user environment and could be with or without PLL enabled.

Figure 7–9. Warm Reset in Microcomputer Mode



† This parameter has been changed from 4096 to 131072 XCLKIN cycles.

Figure 7–10. Effect of Writing Into PLLCR Register

ADVANCE INFORMATION

7.14 General-Purpose Input/Output (GPIO) – Input Timings



NOTES: A. This glitch will be ignored by the input qualifier. The QUALPRD bit field specifies the qualification sampling period. It can vary from 00 to 0xFF. Input qualification is not applicable when QUALPRD = 00. For any other value “n”, the qualification sampling period in 2n SYSCLKOUT cycles (i.e., at every 2n SYSCLKOUT cycle), the GPIO pin will be sampled. Six consecutive samples must be of the same value for a given input to be recognized.

B. For the qualifier to detect the change, the input should be stable for 10 SYSCLKOUT cycles are greater. In other words, the inputs should be stable for (5 x QUALPRD x 2) SYSCLKOUT cycles. This would ensure six sampling windows for detection to occur.

Figure 7–11. GPIO Input Qualifier – Example Diagram for QUALPRD = 1

7.15 SPI Master Mode Timings

Table 7–9 and Table 7–10 assume testing over recommended operating conditions (see Figure 7–12 and Figure 7–13).

Table 7–9. SPI Master Mode External Timings (Clock Phase = 0)†‡

NO.			SPI WHEN (SPIBRR + 1) IS EVEN OR SPIBRR = 0 OR 2		SPI WHEN (SPIBRR + 1) IS ODD AND SPIBRR > 3		UNIT
			MIN	MAX	MIN	MAX	
1	$t_{c(SPC)M}$	Cycle time, SPICLK	$4t_{c(LCO)}$	$128t_{c(LCO)}$	$5t_{c(LCO)}$	$127t_{c(LCO)}$	ns
2§	$t_{w(SPCH)M}$	Pulse duration, SPICLK high (clock polarity = 0)	$0.5t_{c(SPC)M}-10$	$0.5t_{c(SPC)M}$	$0.5t_{c(SPC)M}-0.5t_{c(LCO)}-10$	$0.5t_{c(SPC)M}-0.5t_{c(LCO)}$	ns
	$t_{w(SPCL)M}$	Pulse duration, SPICLK low (clock polarity = 1)	$0.5t_{c(SPC)M}-10$	$0.5t_{c(SPC)M}$	$0.5t_{c(SPC)M}-0.5t_{c(LCO)}-10$	$0.5t_{c(SPC)M}-0.5t_{c(LCO)}$	
3§	$t_{w(SPCL)M}$	Pulse duration, SPICLK low (clock polarity = 0)	$0.5t_{c(SPC)M}-10$	$0.5t_{c(SPC)M}$	$0.5t_{c(SPC)M}+0.5t_{c(LCO)}-10$	$0.5t_{c(SPC)M}+0.5t_{c(LCO)}$	ns
	$t_{w(SPCH)M}$	Pulse duration, SPICLK high (clock polarity = 1)	$0.5t_{c(SPC)M}-10$	$0.5t_{c(SPC)M}$	$0.5t_{c(SPC)M}+0.5t_{c(LCO)}-10$	$0.5t_{c(SPC)M}+0.5t_{c(LCO)}$	
4§	$t_{d(SPCH-SIMO)M}$	Delay time, SPICLK high to SPISIMO valid (clock polarity = 0)	– 10	10	– 10	10	ns
	$t_{d(SPCL-SIMO)M}$	Delay time, SPICLK low to SPISIMO valid (clock polarity = 1)	– 10	10	– 10	10	
5§	$t_{v(SPCL-SIMO)M}$	Valid time, SPISIMO data valid after SPICLK low (clock polarity = 0)	$0.5t_{c(SPC)M}-10$		$0.5t_{c(SPC)M}+0.5t_{c(LCO)}-10$		ns
	$t_{v(SPCH-SIMO)M}$	Valid time, SPISIMO data valid after SPICLK high (clock polarity = 1)	$0.5t_{c(SPC)M}-10$		$0.5t_{c(SPC)M}+0.5t_{c(LCO)}-10$		
8§	$t_{su(SOMI-SPCL)M}$	Setup time, SPISOMI before SPICLK low (clock polarity = 0)	0		0		ns
	$t_{su(SOMI-SPCH)M}$	Setup time, SPISOMI before SPICLK high (clock polarity = 1)	0		0		
9§	$t_{v(SPCL-SOMI)M}$	Valid time, SPISOMI data valid after SPICLK low (clock polarity = 0)	$0.25t_{c(SPC)M}-10$		$0.5t_{c(SPC)M}-0.5t_{c(LCO)}-10$		ns
	$t_{v(SPCH-SOMI)M}$	Valid time, SPISOMI data valid after SPICLK high (clock polarity = 1)	$0.25t_{c(SPC)M}-10$		$0.5t_{c(SPC)M}-0.5t_{c(LCO)}-10$		

† The MASTER / SLAVE bit (SPICTL.2) is set and the CLOCK PHASE bit (SPICTL.3) is cleared.

‡ $t_{c(SPC)}$ = SPI clock cycle time = $\frac{\text{LSPCLK}}{4}$ or $\frac{\text{LSPCLK}}{(\text{SPIBRR} + 1)}$

$t_{c(LCO)}$ = LSPCLK cycle time

§ The active edge of the SPICLK signal referenced is controlled by the CLOCK POLARITY bit (SPICCR.6).



† The $\overline{\text{SPISTE}}$ signal must be active before the SPI communication stream starts; the $\overline{\text{SPISTE}}$ signal must remain active until the SPI communication stream is complete.

Figure 7–12. SPI Master Mode External Timing (Clock Phase = 0)

Table 7–10. SPI Master Mode External Timings (Clock Phase = 1)†‡

NO.			SPI WHEN (SPIBRR + 1) IS EVEN OR SPIBRR = 0 OR 2		SPI WHEN (SPIBRR + 1) IS ODD AND SPIBRR > 3		UNIT
			MIN	MAX	MIN	MAX	
1	$t_{c(SPC)M}$	Cycle time, SPICLK	$4t_{c(LCO)}$	$128t_{c(LCO)}$	$5t_{c(LCO)}$	$127t_{c(LCO)}$	ns
2§	$t_{w(SPCH)M}$	Pulse duration, SPICLK high (clock polarity = 0)	$0.5t_{c(SPC)M}-10$	$0.5t_{c(SPC)M}$	$0.5t_{c(SPC)M}-0.5t_{c(LCO)}-10$	$0.5t_{c(SPC)M}-0.5t_{c(LCO)}$	ns
	$t_{w(SPCL)M}$	Pulse duration, SPICLK low (clock polarity = 1)	$0.5t_{c(SPC)M}-10$	$0.5t_{c(SPC)M}$	$0.5t_{c(SPC)M}-0.5t_{c(LCO)}-10$	$0.5t_{c(SPC)M}-0.5t_{c(LCO)}$	
3§	$t_{w(SPCL)M}$	Pulse duration, SPICLK low (clock polarity = 0)	$0.5t_{c(SPC)M}-10$	$0.5t_{c(SPC)M}$	$0.5t_{c(SPC)M}+0.5t_{c(LCO)}-10$	$0.5t_{c(SPC)M}+0.5t_{c(LCO)}$	ns
	$t_{w(SPCH)M}$	Pulse duration, SPICLK high (clock polarity = 1)	$0.5t_{c(SPC)M}-10$	$0.5t_{c(SPC)M}$	$0.5t_{c(SPC)M}+0.5t_{c(LCO)}-10$	$0.5t_{c(SPC)M}+0.5t_{c(LCO)}$	
6§	$t_{su(SIMO-SPCH)M}$	Setup time, SPISIMO data valid before SPICLK high (clock polarity = 0)	$0.5t_{c(SPC)M}-10$		$0.5t_{c(SPC)M}-10$		ns
	$t_{su(SIMO-SPCL)M}$	Setup time, SPISIMO data valid before SPICLK low (clock polarity = 1)	$0.5t_{c(SPC)M}-10$		$0.5t_{c(SPC)M}-10$		
7§	$t_{v(SPCH-SIMO)M}$	Valid time, SPISIMO data valid after SPICLK high (clock polarity = 0)	$0.5t_{c(SPC)M}-10$		$0.5t_{c(SPC)M}-10$		ns
	$t_{v(SPCL-SIMO)M}$	Valid time, SPISIMO data valid after SPICLK low (clock polarity = 1)	$0.5t_{c(SPC)M}-10$		$0.5t_{c(SPC)M}-10$		
10§	$t_{su(SOMI-SPCH)M}$	Setup time, SPISOMI before SPICLK high (clock polarity = 0)	0		0		ns
	$t_{su(SOMI-SPCL)M}$	Setup time, SPISOMI before SPICLK low (clock polarity = 1)	0		0		
11§	$t_{v(SPCH-SOMI)M}$	Valid time, SPISOMI data valid after SPICLK high (clock polarity = 0)	$0.25t_{c(SPC)M}-10$		$0.5t_{c(SPC)M}-10$		ns
	$t_{v(SPCL-SOMI)M}$	Valid time, SPISOMI data valid after SPICLK low (clock polarity = 1)	$0.25t_{c(SPC)M}-10$		$0.5t_{c(SPC)M}-10$		

† The MASTER / SLAVE bit (SPICTL.2) is set and the CLOCK PHASE bit (SPICTL.3) is set.

‡ $t_{c(SPC)}$ = SPI clock cycle time = $\frac{LSPCLK}{4}$ or $\frac{LSPCLK}{(SPIBRR + 1)}$

$t_{c(LCO)}$ = LSPCLK cycle time

§ The active edge of the SPICLK signal referenced is controlled by the CLOCK POLARITY bit (SPICCR.6).



† The $\overline{\text{SPISTE}}$ signal must be active before the SPI communication stream starts; the $\overline{\text{SPISTE}}$ signal must remain active until the SPI communication stream is complete.

Figure 7–13. SPI Master External Timing (Clock Phase = 1)

7.16 SPI Slave Mode Timings

Table 7–11 and Table 7–12 assume testing over recommended operating conditions (see Figure 7–14 and Figure 7–15).

Table 7–11. SPI Slave Mode External Timings (Clock Phase = 0)†‡

NO.			MIN	MAX	UNIT
12	$t_{c(SPC)S}$	Cycle time, SPICLK	$4t_{c(LCO)}$‡		ns
13§	$t_{w(SPCH)S}$	Pulse duration, SPICLK high (clock polarity = 0)	$0.5t_{c(SPC)S}-10$	$0.5t_{c(SPC)S}$	ns
	$t_{w(SPCL)S}$	Pulse duration, SPICLK low (clock polarity = 1)	$0.5t_{c(SPC)S}-10$	$0.5t_{c(SPC)S}$	
14§	$t_{w(SPCL)S}$	Pulse duration, SPICLK low (clock polarity = 0)	$0.5t_{c(SPC)S}-10$	$0.5t_{c(SPC)S}$	ns
	$t_{w(SPCH)S}$	Pulse duration, SPICLK high (clock polarity = 1)	$0.5t_{c(SPC)S}-10$	$0.5t_{c(SPC)S}$	
15§	$t_{d(SPCH-SOMI)S}$	Delay time, SPICLK high to SPISOMI valid (clock polarity = 0)	$0.375t_{c(SPC)S}-10$		ns
	$t_{d(SPCL-SOMI)S}$	Delay time, SPICLK low to SPISOMI valid (clock polarity = 1)	$0.375t_{c(SPC)S}-10$		
16§	$t_{v(SPCL-SOMI)S}$	Valid time, SPISOMI data valid after SPICLK low (clock polarity =0)	$0.75t_{c(SPC)S}$		ns
	$t_{v(SPCH-SOMI)S}$	Valid time, SPISOMI data valid after SPICLK high (clock polarity =1)	$0.75t_{c(SPC)S}$		
19§	$t_{su(SIMO-SPCL)S}$	Setup time, SPISIMO before SPICLK low (clock polarity = 0)	0		ns
	$t_{su(SIMO-SPCH)S}$	Setup time, SPISIMO before SPICLK high (clock polarity = 1)	0		
20§	$t_{v(SPCL-SIMO)S}$	Valid time, SPISIMO data valid after SPICLK low (clock polarity = 0)	$0.5t_{c(SPC)S}$		ns
	$t_{v(SPCH-SIMO)S}$	Valid time, SPISIMO data valid after SPICLK high (clock polarity = 1)	$0.5t_{c(SPC)S}$		

† The MASTER / SLAVE bit (SPICTL.2) is cleared and the CLOCK PHASE bit (SPICTL.3) is cleared.

‡ $t_{c(SPC)}$ = SPI clock cycle time = $\frac{LSPCLK}{4}$ or $\frac{LSPCLK}{(SPIBRR + 1)}$

$t_{c(LCO)}$ = LSPCLK cycle time

§ The active edge of the SPICLK signal referenced is controlled by the CLOCK POLARITY bit (SPICCR.6).

ADVANCE INFORMATION



† The $\overline{\text{SPISTE}}$ signal must be active before the SPI communication stream starts; the $\overline{\text{SPISTE}}$ signal must remain active until the SPI communication stream is complete.

Figure 7–14. SPI Slave Mode External Timing (Clock Phase = 0)

Table 7–12. SPI Slave Mode External Timings (Clock Phase = 1)†‡

NO.			MIN	MAX	UNIT
12	$t_{c(SPC)S}$	Cycle time, SPICLK	$8t_{c(LCO)}$		ns
13§	$t_{w(SPCH)S}$	Pulse duration, SPICLK high (clock polarity = 0)	$0.5t_{c(SPC)S}-10$	$0.5t_{c(SPC)S}$	ns
	$t_{w(SPCL)S}$	Pulse duration, SPICLK low (clock polarity = 1)	$0.5t_{c(SPC)S}-10$	$0.5t_{c(SPC)S}$	
14§	$t_{w(SPCL)S}$	Pulse duration, SPICLK low (clock polarity = 0)	$0.5t_{c(SPC)S}-10$	$0.5t_{c(SPC)S}$	ns
	$t_{w(SPCH)S}$	Pulse duration, SPICLK high (clock polarity = 1)	$0.5t_{c(SPC)S}-10$	$0.5t_{c(SPC)S}$	
17§	$t_{su(SOMI-SPCH)S}$	Setup time, SPISOMI before SPICLK high (clock polarity = 0)	$0.125t_{c(SPC)S}$		ns
	$t_{su(SOMI-SPCL)S}$	Setup time, SPISOMI before SPICLK low (clock polarity = 1)	$0.125t_{c(SPC)S}$		
18§	$t_{v(SPCH-SOMI)S}$	Valid time, SPISOMI data valid after SPICLK high (clock polarity =0)	$0.75t_{c(SPC)S}$		ns
	$t_{v(SPCL-SOMI)S}$	Valid time, SPISOMI data valid after SPICLK low (clock polarity =1)	$0.75t_{c(SPC)S}$		
21§	$t_{su(SIMO-SPCH)S}$	Setup time, SPISIMO before SPICLK high (clock polarity = 0)	0		ns
	$t_{su(SIMO-SPCL)S}$	Setup time, SPISIMO before SPICLK low (clock polarity = 1)	0		
22§	$t_{v(SPCH-SIMO)S}$	Valid time, SPISIMO data valid after SPICLK high (clock polarity = 0)	$0.5t_{c(SPC)S}$		ns
	$t_{v(SPCL-SIMO)S}$	Valid time, SPISIMO data valid after SPICLK low (clock polarity = 1)	$0.5t_{c(SPC)S}$		

† The MASTER / SLAVE bit (SPICTL.2) is cleared and the CLOCK PHASE bit (SPICTL.3) is set.

‡ $t_{c(SPC)}$ = SPI clock cycle time = $\frac{LSPCLK}{4}$ or $\frac{LSPCLK}{(SPIBRR + 1)}$

$t_{c(LCO)}$ = LSPCLK cycle time

§ The active edge of the SPICLK signal referenced is controlled by the CLOCK POLARITY bit (SPICCR.6).

ADVANCE INFORMATION



† The $\overline{\text{SPISTE}}$ signal must be active before the SPI communication stream starts; the $\overline{\text{SPISTE}}$ signal must remain active until the SPI communication stream is complete.

Figure 7–15. SPI Slave Mode External Timing (Clock Phase = 1)

7.17 External Interface (XINTF) Timings

Each XINTF access consists of three parts: Lead, Active, and Trail. The user configures the Lead/Active/Trail wait states in the XTIMING registers. There is one XTIMING register for each XINTF zone. Table 7–13 shows the relationship between the parameters configured in the XTIMING register and the duration of the pulse in terms of XTIMCLK cycles.

Table 7–13. Relationship Between Parameters Configured in XTIMING and Duration of Pulse†‡

DESCRIPTION		DURATION (ns)	
		X2TIMING = 0	X2TIMING = 1
LR	Lead period, read access	XRDLEAD x $t_{c(XTIM)}$	(XRDLEAD x 2) x $t_{c(XTIM)}$
AR	Active period, read access	(XRDACTIVE + WS + 1) x $t_{c(XTIM)}$	(XRDACTIVE x 2 + WS + 1) x $t_{c(XTIM)}$
TR	Trail period, read access	XRDTRAIL x $t_{c(XTIM)}$	(XRDTRAIL x 2) x $t_{c(XTIM)}$
LW	Lead period, write access	XWRLEAD x $t_{c(XTIM)}$	(XWRLEAD x 2) x $t_{c(XTIM)}$
AW	Active period, write access	(XWRACTIVE + WS + 1) x $t_{c(XTIM)}$	(XWRACTIVE x 2 + WS + 1) x $t_{c(XTIM)}$
TW	Trail period, write access	XWRTRAIL x $t_{c(XTIM)}$	(XWRTRAIL x 2) x $t_{c(XTIM)}$

† $t_{c(XTIM)}$ – Cycle time, XTIMCLK
‡ WS refers to the number of wait states inserted by hardware when using XREADY. If the zone is configured to ignore XREADY (USEREADY = 0), then WS = 0.

Minimum wait state requirements must be met when configuring each zone's XTIMING register. These requirements are in addition to any timing requirements as specified by that device's data sheet. No internal device hardware is included to detect illegal settings.

- If the XREADY signal is ignored (USEREADY = 0), then:

  1. Lead: $LR \geq t_{c(XTIM)}$
     $LW \geq t_{c(XTIM)}$

  These requirements result in the following XTIMING register configuration restrictions§:

XRDLEAD	XRDACTIVE	XRDTRAIL	XWRLEAD	XWRACTIVE	XWRTRAIL	X2TIMING
≥ 1	≥ 0	≥ 0	≥ 1	≥ 0	≥ 0	0, 1

§ No hardware to detect illegal XTIMING configurations

Examples of valid and invalid timings when not sampling XREADY§:

	XRDLEAD	XRDACTIVE	XRDTRAIL	XWRLEAD	XWRACTIVE	XWRTRAIL	X2TIMING
Invalid	0	0	0	0	0	0	0, 1
Valid	1	0	0	1	0	0	0, 1

§ No hardware to detect illegal XTIMING configurations

ADVANCE INFORMATION

- If the XREADY signal is sampled in the Synchronous mode (USEREADY = 1, READYMODE = 0), then:

  1. Lead: $LR \geq t_{c(XTIM)}$
     $LW \geq t_{c(XTIM)}$
  2. Active: $AR \geq 2 \times t_{c(XTIM)}$
     $AW \geq 2 \times t_{c(XTIM)}$

     NOTE: Restriction does not include external hardware wait states

  These requirements result in the following XTIMING register configuration restrictions†:

XRDLEAD	XRDACTIVE	XRDTRAIL	XWRLEAD	XWRACTIVE	XWRTRAIL	X2TIMING
≥ 1	≥ 1	≥ 0	≥ 1	≥ 1	≥ 0	0, 1

† No hardware to detect illegal XTIMING configurations

Examples of valid and invalid timings when using Synchronous XREADY†:

	XRDLEAD	XRDACTIVE	XRDTRAIL	XWRLEAD	XWRACTIVE	XWRTRAIL	X2TIMING
Invalid	0	0	0	0	0	0	0, 1
Invalid	1	0	0	1	0	0	0, 1
Valid	1	1	0	1	1	0	0, 1

† No hardware to detect illegal XTIMING configurations

- If the XREADY signal is sampled in the Asynchronous mode (USEREADY = 1, READYMODE = 1), then:

  1. Lead: $LR \geq t_{c(XTIM)}$
     $LW \geq t_{c(XTIM)}$
  2. Active: $AR \geq 2 \times t_{c(XTIM)}$
     $AW \geq 2 \times t_{c(XTIM)}$

     NOTE: Restriction does not include external hardware wait states
  3. Lead + Active: $LR + AR \geq 4 \times t_{c(XTIM)}$
     $LW + AW \geq 4 \times t_{c(XTIM)}$

     NOTE: Restriction does not include external hardware wait states

  These requirements result in the following XTIMING register configuration restrictions†:

XRDLEAD	XRDACTIVE	XRDTRAIL	XWRLEAD	XWRACTIVE	XWRTRAIL	X2TIMING
≥ 1	≥ 2	0	≥ 1	≥ 2	0	0, 1

† No hardware to detect illegal XTIMING configurations

or†

XRDLEAD	XRDACTIVE	XRDTRAIL	XWRLEAD	XWRACTIVE	XWRTRAIL	X2TIMING
≥ 2	≥ 1	0	≥ 2	≥ 1	0	0, 1

† No hardware to detect illegal XTIMING configurations

Examples of valid and invalid timings when using Asynchronous XREADY†:

	XRDLEAD	XRDACTIVE	XRDTRAIL	XWRLEAD	XWRACTIVE	XWRTRAIL	X2TIMING
Invalid	0	0	0	0	0	0	0, 1
Invalid	1	0	0	1	0	0	0, 1
Invalid	1	1	0	1	1	0	0
Valid	1	1	0	1	1	0	1
Valid	1	2	0	1	2	0	0, 1
Valid	2	1	0	2	1	0	0, 1

† No hardware to detect illegal XTIMING configurations

7.17.1 External Interface Read Timings

Table 7–14 and Table 7–15 assume testing over recommended operating conditions (see Figure 7–16).

Table 7–14. External Memory Interface Read Switching Characteristics for XCLKOUT = XTIMCLK†

PARAMETER		MIN	MAX	UNIT
$t_{d(XCOH-XZCSL)}$	Delay time, XCLKOUT high to zone chip-select active low		1	ns
$t_{d(XCOHL-XZCSH)}$‡	Delay time, XCLKOUT high/low to zone chip-select inactive high		1	ns
$t_{d(XCOH-XA)}$	Delay time, XCLKOUT high to address valid		2	ns
$t_{d(XCOHL-XRDL)}$‡	Delay time, XCLKOUT high/low to $\overline{XRD}$ active low		1	ns
$t_{d(XCOHL-XRDH)}$‡	Delay time, XCLKOUT high/low to $\overline{XRD}$ inactive high	–1	0	ns
$t_{h(XA)XZCSH}$	Hold time, address valid after zone chip-select inactive high	§		ns
$t_{h(XA)XRD}$	Hold time, address valid after $\overline{XRD}$ inactive high	§		ns

† Timings are based on design simulation models and are subject to change based on characterization results. Timings for XCLKOUT = 1/2 XTIMCLK will be included in a future release of the data sheet.
‡ For XCLKOUT = XTIMCLK, strobes will align with the rising edge of XCLKOUT.
§ The XINTF address bus will always hold the last address put out on the bus during inactive cycles. This includes alignment cycles.

Table 7–15. External Memory Interface Read Timing Requirements¶

		MIN	MAX	UNIT
$t_{a(A)}$	Access time, read data from address valid	TBD	(LR + AR) – 14#	ns
$t_{a(XRD)}$	Access time, read data valid from $\overline{XRD}$ active low		AR – 12#	ns
$t_{su(XD)XRD}$	Setup time, read data valid before $\overline{XRD}$ strobe inactive high	12		ns
$t_{h(XD)XRD}$	Hold time, read data valid after $\overline{XRD}$ inactive high	0		ns

¶ Timings are based on design simulation models and are subject to change based on characterization results.
# See Table 7–13.

ADVANCE INFORMATION



NOTES: A. All XINTF accesses (lead period) begin on the rising edge of XCLKOUT. When necessary, the device will insert an alignment cycle before an access to meet this requirement.
B. During alignment cycles, all signals will transition to their inactive state.
C. For USEREADY = 0, the external XREADY input signal is ignored.
D. XAD[0:18] will hold the last address put on the bus during inactive cycles, including alignment cycles.

Figure 7–16. Example Read Access

XTIMING register parameters used for this example:

XRDLEAD	XRDACTIVE	XRDTRAIL	USEREADY	X2TIMING	XWRLEAD	XWRACTIVE	XWRTRAIL	READYMODE
≥1	≥0	≥0	0	0	N/A†	N/A†	N/A†	N/A†

† N/A = “Don’t care” for this example

ADVANCE INFORMATION

7.17.2 External Interface Write Timings

Table 7–16 assumes testing over recommended operating conditions (see Figure 7–17).

Table 7–16. External Memory Interface Write Switching Characteristics for XCLKOUT = XTIMCLK†

PARAMETER		MIN	MAX	UNIT
$t_{d(XCOH-XZCSL)}$	Delay time, XCLKOUT high to zone chip-select active low		1	ns
$t_{d(XCOHL-XZCSH)}$‡	Delay time, XCLKOUT high or low to zone chip-select inactive high		1	ns
$t_{d(XCOH-XA)}$	Delay time, XCLKOUT high to address valid		2	ns
$t_{d(XCOHL-XWEL)}$‡	Delay time, XCLKOUT high/low to $\overline{XWE}$ low		1	ns
$t_{d(XCOHL-XWEH)}$‡	Delay time, XCLKOUT high/low to $\overline{XWE}$ high		1	ns
$t_{d(XCOH-XRNWL)}$	Delay time, XCLKOUT high to XR/$\overline{W}$ low		1	ns
$t_{d(XCOHL-XRNWH)}$‡	Delay time, XCLKOUT high/low to XR/$\overline{W}$ high	–1	0	ns
$t_{en(XD)XWEL}$	Enable time, data bus valid from $\overline{XWE}$ low	4		ns
$t_{h(XA)XZCSH}$	Hold time, address valid after zone chip-select inactive high	§		ns
$t_{h(XD)XWE}$	Hold time, write data valid after $\overline{XWE}$ inactive high	TW¶		ns
$t_{dis(XD)XRNW}$	Data bus disabled after XR/$\overline{W}$ inactive high	4		ns

† Timings are based on design simulation models and are subject to change based on characterization results. Timings for XCLKOUT = 1/2 XTIMCLK will be included in a future release of the data sheet.
‡ For XCLKOUT = XTIMCLK, strobes will align with the rising edge of XCLKOUT.
§ The XINTF address bus will always hold the last address put out on the bus during inactive cycles. This includes alignment cycles.
¶ See Table 7–13.



NOTES: A. All XINTF accesses (lead period) begin on the rising edge of XCLKOUT. When necessary, the device will insert an alignment cycle before an access to meet this requirement.
B. During alignment cycles, all signals will transition to their inactive state.
C. For USEREADY = 0, the external XREADY input signal is ignored.
D. XAD[0:18] will hold the last address put on the bus during inactive cycles, including alignment cycles.

Figure 7–17. Example Write Access

XTIMING register parameters used for this example:

XRDLEAD	XRDACTIVE	XRDTRAIL	USEREADY	X2TIMING	XWRLEAD	XWRACTIVE	XWRTRAIL	READYMODE
N/A†	N/A†	N/A†	0	0	≥1	≥0	≥0	N/A†

† N/A = “Don’t care” for this example

7.17.3 $\overline{\text{XHOLD}}$ and $\overline{\text{XHOLDA}}$

If the HOLD mode bit is set while $\overline{\text{XHOLD}}$ and $\overline{\text{XHOLDA}}$ are both low (external bus accesses granted), the $\overline{\text{XHOLDA}}$ signal is forced high (at the end of the current cycle) and the external interface is taken out of high-impedance mode.

On a reset ($\overline{\text{XRS}}$), the HOLD mode bit is set to 0. If the $\overline{\text{XHOLD}}$ signal is active low on a system reset, the bus and all signal strobes must be in high-impedance mode, and the $\overline{\text{XHOLDA}}$ signal is also driven active low.

When HOLD mode is enabled and $\overline{\text{XHOLDA}}$ is active low (external bus grant active), the CPU can still execute code from internal memory. If an access is made to the external interface, the CPU is stalled until the $\overline{\text{XHOLD}}$ signal is removed.

An external DMA request, when granted, places the following signals in a high-impedance mode:

XA[18:0]	$\overline{\text{XZCS0AND1}}$
XD[15:0]	$\overline{\text{XZCS2}}$
$\overline{\text{XWE}}$, $\overline{\text{XRD}}$	$\overline{\text{XZCS6AND7}}$
XR/$\overline{\text{W}}$	

All other signals not listed in this group remain in their default or functional operational modes during these signal events. Detailed timing diagram will be released in a future revision of this data sheet.

ADVANCE INFORMATION

7.18 On-Chip Analog-to-Digital Converter

This section describes the on-chip analog-to-digital converter (ADC) and provides the absolute maximum ratings and the recommended operating conditions.

7.18.1 Absolute Maximum Ratings

Unless otherwise noted, the list of absolute maximum ratings are specified over operating conditions. Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Supply voltage range, V_{SSA1}/V_{SSA2} to $V_{DDA1}/V_{DDA2}/AV_{DDREFBG}$ . . . . . –0.3 V to 4.6 V
V_{SS1} to V_{DD1} . . . . . –0.3 V to 2.5 V
Analog input voltage range (ADCINx to ADCLO) . . . . . AGND – 0.3 V to 3.3 V†

† All analog inputs do not have diode clamp protection.

7.18.2 Electrical Characteristics Over Recommended Operating Conditions

Table 7–17. DC Specifications

PARAMETER	MIN	TYP	MAX	UNIT
Resolution	12			Bits
ADC clock	1			kHz
			25	MHz
Accuracy				
INL (Integral nonlinearity)			±1.5	LSB
DNL (Differential nonlinearity)			±1	LSB
Offset error		40		LSB‡
Gain error§		40		LSB
Analog input				
Analog input voltage (ADCINx to ADCLO)	0		3	V
ADCLO	–100	0	100	mV
Input capacitance		10		pF
Input leakage current			±10	µA
Internal voltage reference§				
Accuracy, $ADCV_{REFP}$	1.9	2	2.10	V
Accuracy, $ADCV_{REFM}$	0.95	1	1.05	V
Input voltage difference, ADCREFP – ADCREFM	0.95	1	1.05	V
Temperature coefficient		50		PPM/°C
Reference noise		100		µV

‡ 1 LSB has the weighted value of 3.0/4096 = 0.732 mV.
§ A single internal band gap reference (±5% accuracy) sources both ADCREFP and ADCREFM signals, and hence, these voltages track together. The ADC converter uses the difference between these two as its reference.
The total gain error will be the combination of the gain error shown here and the voltage reference accuracy (ADCREFP – ADCREFM). A software-based calibration procedure is recommended for better accuracy.

ADVANCE INFORMATION

Table 7–18. AC Specifications†

PARAMETER		MIN	TYP	MAX	UNIT
SINAD	Signal-to-noise ratio + distortion		64		dB
SNR	Signal-to-noise ratio		68		dB
THD	Total harmonic distortion		–68		dB
ENOB (SNR)	Effective number of bits		10.4		Bits
SFDR	Spurious free dynamic range		69		dB

† Design estimate/goal

7.18.3 Current Consumption for Different ADC Configurations‡

I_{DDA} (TYP)§	I_{DDAIO} (TYP)	I_{DD1} (TYP)	ADC OPERATING MODE/CONDITIONS
40 mA	1 µA	0.5 mA	Mode A (Operational Mode): – BG and REF enabled – PWD disabled
7 mA	0	5 µA	Mode B: – ADC clock enabled – BG and REF enabled – PWD enabled
0	0	5 µA	Mode C: – ADC clock enabled – BG and REF disabled – PWD enabled
0	0	0	Mode D: – ADC clock disabled – BG and REF disabled – PWD enabled

‡ Test Conditions: SYSCLKOUT = 150 MHz
ADC module clock = 25 MHz
ADC performing a continuous conversion of all 16 channels in Mode A

§ I_{DDA} – includes current into V_{DDA1}/V_{DDA2} and $AV_{DDREFBG}$

ADVANCE INFORMATION

7.18.4 ADC Power-Up Control Bit Timing



Figure 7–18. ADC Power-Up Control Bit Timing

Table 7–19. ADC Power-Up Delays†

		MIN	TYP	MAX	UNIT
$t_{d(BGR)}$	Delay time for band gap reference to be stable. Bits 6 and 5 of the ADCTRL3 register (PWDNBG and PWDNREF) are to be set to 1 before the PWDNADC bit is enabled.	7	8	10	ms
$t_{d(PWD)}$	Delay time for power-down control to be stable. Bit 7 of the ADCTRL3 register (PWDNADC) is to be set to 1 before any ADC conversions are initiated.	20	50		µs
				1	ms

† These delays are necessary and recommended to make the ADC analog reference circuit stable before conversions are initiated. If conversions are started without these delays, the ADC results will show a higher gain. For power down, all three bits can be cleared at the same time.

7.18.5 Detailed Description

7.18.5.1 Reference Voltage

The on-chip ADC has a built-in reference, which provides the reference voltages for the ADC. ADCVREFP is set to 2.0 V and ADCVREFM is set to 1.0 V.

7.18.5.2 Analog Inputs

The on-chip ADC consists of 16 analog inputs, which are sampled either one at a time or two channels at a time. These inputs are software-selectable.

7.18.5.3 Converter

The on-chip ADC uses a 12-bit four-stage pipeline architecture, which achieves a high sample rate with low power consumption.

7.18.5.4 Conversion Modes

The conversion can be performed in two different conversion modes:

- Sequential sampling mode (SMODE = 0)
- Simultaneous sampling mode (SMODE = 1)

7.18.6 Sequential Sampling Mode (Single-Channel) (SMODE = 0)

In sequential sampling mode, the ADC can continuously convert input signals on any of the channels (Ax to Bx). The ADC can start conversions on event triggers from the Event Managers (EVA/EVB), software trigger, or from an external ADCSOC signal. If the SMODE bit is 0, the ADC will do conversions on the selected channel on every Sample/Hold pulse. The conversion time and latency of the Result register update are explained below. The ADC interrupt flags are set a few SYSCLKOUT cycles after the Result register update. The selected channels will be sampled at every falling edge of the Sample/Hold pulse. The Sample/Hold pulse width can be programmed to be 1 ADC clock wide (minimum) or 16 ADC clocks wide (maximum).



Figure 7–19. Sequential Sampling Mode (Single-Channel) Timings

Table 7–20. Sequential Sampling Mode Timings

		SAMPLE n	SAMPLE n + 1	AT 25-MHz ADC CLOCK, $t_{c(ADCCLK)}$ = 40 ns	REMARKS
$t_{d(SH)}$	Delay time from event trigger to sampling	$2.5t_{c(ADCCLK)}$			
t_{SH}	Sample/Hold width/ Acquisition width	(1 + Acqps) * $t_{c(ADCCLK)}$		40 ns with Acqps = 0	Acqps value = 0–15 ADCCTRL1[8:11]
$t_{d(schx\_n)}$	Delay time for first result to appear in the Result register	$4t_{c(ADCCLK)}$		160 ns	
$t_{d(schx\_n+1)}$	Delay time for successive results to appear in the Result register		(2 + Acqps) * $t_{c(ADCCLK)}$	80 ns	

ADVANCE INFORMATION

7.18.7 Simultaneous Sampling Mode (Dual-Channel) (SMODE = 1)

In simultaneous mode, the ADC can continuously convert input signals on any one pair of channels (A0/B0 to A7/B7). The ADC can start conversions on event triggers from the Event Managers (EVA/EVB), software trigger, or from an external ADCSOC signal. If the SMODE bit is 1, the ADC will do conversions on two selected channels on every Sample/Hold pulse. The conversion time and latency of the Result register update are explained below. The ADC interrupt flags are set a few SYSCLKOUT cycles after the Result register update.The selected channels will be sampled simultaneously at the falling edge of the Sample/Hold pulse. The Sample/Hold pulse width can be programmed to be 1 ADC clock wide (minimum) or 16 ADC clocks wide (maximum).

NOTE: In Simultaneous mode, the ADCIN channel pair select has to be A0/B0, A1/B1, ..., A7/B7, and *not* in other combinations (such as A1/B3, etc.).



Figure 7–20. Simultaneous Sampling Mode Timings

Table 7–21. Simultaneous Sampling Mode Timings

		SAMPLE n	SAMPLE n + 1	AT 25-MHz ADC CLOCK, $t_{c(ADCCLK)}$ = 40 ns	REMARKS
$t_{d(SH)}$	Delay time from event trigger to sampling	$2.5t_{c(ADCCLK)}$			
t_{SH}	Sample/Hold width/ Acquisition Width	(1 + Acqps) * $t_{c(ADCCLK)}$		40 ns with Acqps = 0	Acqps value = 0–15 ADCCTRL1[8:11]
$t_{d(schA0\_n)}$	Delay time for first result to appear in Result register	$4t_{c(ADCCLK)}$		160 ns	
$t_{d(schB0\_n)}$	Delay time for first result to appear in Result register	$5t_{c(ADCCLK)}$		200 ns	
$t_{d(schA0\_n+1)}$	Delay time for successive results to appear in Result register		(3 + Acqps) * $t_{c(ADCCLK)}$	120 ns	
$t_{d(schB0\_n+1)}$	Delay time for successive results to appear in Result register		(3 + Acqps) * $t_{c(ADCCLK)}$	120 ns	

7.18.8 Definitions of Specifications and Terminology

Integral Nonlinearity

Integral nonlinearity refers to the deviation of each individual code from a line drawn from zero through full scale. The point used as zero occurs 1/2 LSB before the first code transition. The full-scale point is defined as level 1/2 LSB beyond the last code transition. The deviation is measured from the center of each particular code to the true straight line between these two points.

Differential Nonlinearity

An ideal ADC exhibits code transitions that are exactly 1 LSB apart. DNL is the deviation from this ideal value. A differential nonlinearity error of less than ±1 LSB ensures no missing codes.

Zero Offset

The major carry transition should occur when the analog input is at zero volts. Zero error is defined as the deviation of the actual transition from that point.

Gain Error

The first code transition should occur at an analog value 1/2 LSB above negative full scale. The last transition should occur at an analog value 1 1/2 LSB below the nominal full scale. Gain error is the deviation of the actual difference between first and last code transitions and the ideal difference between first and last code transitions.

Signal-to-Noise Ratio + Distortion (SINAD)

SINAD is the ratio of the rms value of the measured input signal to the rms sum of all other spectral components below the Nyquist frequency, including harmonics but excluding dc. The value for SINAD is expressed in decibels.

Effective Number of Bits (ENOB)

For a sine wave, SINAD can be expressed in terms of the number of bits. Using the following formula,

$$N = \frac{(SINAD - 1.76)}{6.02}$$

it is possible to get a measure of performance expressed as N, the effective number of bits. Thus, effective number of bits for a device for sine wave inputs at a given input frequency can be calculated directly from its measured SINAD.

Total Harmonic Distortion (THD)

THD is the ratio of the rms sum of the first six harmonic components to the rms value of the measured input signal and is expressed as a percentage or in decibels.

Spurious Free Dynamic Range (SFDR)

SFDR is the difference in dB between the rms amplitude of the input signal and the peak spurious signal.

7.19 Multichannel Buffered Serial Port (McBSP) Timings

7.19.1 McBSP Transmit and Receive Timings

Table 7–22 and Table 7–23 assume testing over recommended operating conditions (see Figure 7–21 and Figure 7–22).

Table 7–22. McBSP Timing Requirements†‡

NO.				MIN	MAX	UNIT
		McBSP module clock range		1		kHz
					20§	MHz
M11	$t_{c(CKRX)}$	Cycle time, CLKR/X	CLKR/X ext	2P		ns
M12	$t_{w(CKRX)}$	Pulse duration, CLKR/X high or CLKR/X low	CLKR/X ext	P–7		ns
M13	$t_{r(CKRX)}$	Rise time, CLKR/X	CLKR/X ext		7	ns
M14	$t_{f(CKRX)}$	Fall time, CLKR/X	CLKR/X ext		7	ns
M15	$t_{su(FRH-CKRL)}$	Setup time, external FSR high before CLKR low	CLKR int	19		ns
			CLKR ext	4		
M16	$t_{h(CKRL-FRH)}$	Hold time, external FSR high after CLKR low	CLKR int	0		ns
			CLKR ext	6		
M17	$t_{su(DRV-CKRL)}$	Setup time, DR valid before CLKR low	CLKR int	17		ns
			CLKR ext	2		
M18	$t_{h(CKRL-DRV)}$	Hold time, DR valid after CLKR low	CLKR int	0		ns
			CLKR ext	6		
M19	$t_{su(FXH-CKXL)}$	Setup time, external FSX high before CLKX low	CLKX int	16		ns
			CLKX ext	3		
M20	$t_{h(CKXL-FXH)}$	Hold time, external FSX high after CLKX low	CLKX int	0		ns
			CLKX ext	6		

† Polarity bits CLKRP = CLKXP = FSRP = FSXP = 0. If the polarity of any of the signals is inverted, then the timing references of that signal are also inverted.

‡ P = 1/CLKG in ns. CLKG is the output of sample rate generator mux. CLKG = $\frac{\text{CLKSRG}}{(1 + \text{CLKGDV})}$. CLKSRG can be LSPCLK, CLKX, CLKR as source CLKSRG ≤ (SYSCLKOUT/2). McBSP performance is limited by I/O buffer switching speed.

§ Internal clock prescalars have to be adjusted such that the McBSP clock speeds are not greater than the I/O buffer speed limit.

ADVANCE INFORMATION

Table 7–23. McBSP Switching Characteristics†‡

NO.	PARAMETER				MIN	MAX	UNIT
M1	$t_{c(CKRX)}$	Cycle time, CLKR/X		CLKR/X int	2P		ns
M2	$t_{w(CKRXH)}$	Pulse duration, CLKR/X high		CLKR/X int	D–7§	D+7§	ns
M3	$t_{w(CKRXL)}$	Pulse duration, CLKR/X low		CLKR/X int	C–7§	C+7§	ns
M4	$t_{d(CKRH-FRV)}$	Delay time, CLKR high to internal FSR valid		CLKR int	0	8	ns
				CLKR ext	9	27	ns
M5	$t_{d(CKXH-FXV)}$	Delay time, CLKX high to internal FSX valid		CLKX int	0	8	ns
				CLKX ext	9	27	
M6	$t_{dis(CKXH-DXHZ)}$	Disable time, CLKX high to DX high impedance following last data bit		CLKX int	TBD	TBD	ns
				CLKX ext	TBD	TBD	
M7	$t_{d(CKXH-DXV)}$	Delay time, CLKX high to DX valid. This applies to all bits except the first bit transmitted.		CLKX int		9	ns
				CLKX ext		28	
		Delay time, CLKX high to DX valid	DXENA = 0	CLKX int		TBD	
				CLKX ext		TBD	
		Only applies to first bit transmitted when in Data Delay 1 or 2 (XDATDLY=01b or 10b) modes	DXENA = 1	CLKX int		TBD	
				CLKX ext		TBD	
M8	$t_{en(CKXH-DX)}$	Enable time, CLKX high to DX driven	DXENA = 0	CLKX int	TBD		ns
				CLKX ext	TBD		
		Only applies to first bit transmitted when in Data Delay 1 or 2 (XDATDLY=01b or 10b) modes	DXENA = 1	CLKX int	TBD		
				CLKX ext	TBD		
M9	$t_{d(FXH-DXV)}$	Delay time, FSX high to DX valid	DXENA = 0	FSX int		TBD	ns
				FSX ext		TBD	
		Only applies to first bit transmitted when in Data Delay 0 (XDATDLY=00b) mode.	DXENA = 1	FSX int		TBD	
				FSX ext		TBD	
M10	$t_{en(FXH-DX)}$	Enable time, FSX high to DX driven	DXENA = 0	FSX int	TBD		ns
				FSX ext	TBD		
		Only applies to first bit transmitted when in Data Delay 0 (XDATDLY=00b) mode	DXENA = 1	FSX int	TBD		
				FSX ext	TBD		

† Polarity bits CLKRP = CLKXP = FSRP = FSXP = 0. If the polarity of any of the signals is inverted, then the timing references of that signal are also inverted.

‡ P = 1/CLKG in ns.

§ T=CLKRX period = (1 + CLKGDV) * P
C=CLKRX low pulse width = T/2 when CLKGDV is odd or zero and = (CLKGDV/2) * P when CLKGDV is even
D=CLKRX high pulse width = T/2 when CLKGDV is odd or zero and = (CLKGDV/2 + 1) * P when CLKGDV is even

ADVANCE INFORMATION



Figure 7–21. McBSP Receive Timings



Figure 7–22. McBSP Transmit Timings

8 Mechanical Data

8.1 Ball Grid Array (BGA)

GHH (S-PBGA-N179) PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice
C. MicroStar BGA configuration.

Figure 8–1. TMS320F2812 179-Ball GHH MicroStar BGA™

Table 8–1. Thermal Resistance Characteristics for 179-GHH

PARAMETER	179-GHH PACKAGE	UNIT
Psi_{JT}	0.658	°C/W
Θ_{JA}	42.57	°C/W
Θ_{JC}	16.08	°C/W

MicroStar BGA is a trademark of Texas Instruments.

ADVANCE INFORMATION

8.2 Low-Profile Quad Flatpacks (LQFPs)

PGF (S-PQFP-G176) PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Falls within JEDEC MS-026

Figure 8–2. TMS320F2812 176-Pin PGF LQFP

Table 8–2. Thermal Resistance Characteristics for 176-PGF

PARAMETER	176-PGF PACKAGE	UNIT
Psi_{JT}	0.247	°C/W
Θ_{JA}	41.88	°C/W
Θ_{JC}	9.73	°C/W

ADVANCE INFORMATION

PBK (S-PQFP-G128) **PLASTIC QUAD FLATPACK**



NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Falls within JEDEC MS-026

Figure 8–3. TMS320F2810 128-Pin PBK LQFP

Table 8–3. Thermal Resistance Characteristics for 128-PBK

PARAMETER	128-PBK PACKAGE	UNIT
Psi_{JT}	0.271	°C/W
Θ_{JA}	41.65	°C/W
Θ_{JC}	10.76	°C/W

ADVANCE INFORMATION