# ADMA-T1 Device



# 1.544 Mbit/s to VT1.5/TU-11 Async Mapper-Desync TXC-04001B

#### DATA SHEET

Preliminary

# FEATURES =


- Add/drop two 1.544 Mbit/s signals from an STS-1, an STS-3/AU-3, or an STM-1 VC-4
- Independent add/drop mode between ports
- Selectable AMI or B8ZS positive/negative rail or NRZ T1 interface. Performance counter provided for illegal coding violations
- Digital desynchronizer reduces systemic jitter in the presence of multiple pointer movements. A register is also provided to control the internal FIFO leak rate
- Drop buses are monitored for parity, loss of clock, and H4 multiframe errors
- Performance counters are provided for VT/TU pointer movements, BIP-2 errors and Far End Block Errors (FEBEs)
- VT/TUs are monitored for Loss Of Pointer, New Data Flags (NDFs), AIS, Remote Defect Indication (RDI), and size errors (S-bits)
- V5 byte Signal Label Mismatch and Unequipped detection
- Loopback, generate BIP-2 errors, and send RDI capability
- Intel microprocessor interface
- 84-pin plastic leaded chip carrier

**DESCRIPTION** The ADMA-T1 device is designed for add/drop multiplexer, terminal multiplexer, and dual and single unidirectional ring applications. Two T1 1.544 Mbit/s signals are mapped to and from asynchronous 1.5 Virtual Tributaries (VT1.5s) or Tributary Unit - 11s (TU-11s). The ADMA-T1 interfaces to a multiple-segment, byte-parallel SONET/SDH-formatted bus at the 19.44 Mbit/s byte rate for STM-1/STS-3 operation or at the 6.48 Mbit/s byte rate for STS-1 operation. The T1 1.544 Mbit/s signals can be either AMI/B8ZS positive/negative rail- or NRZ-formatted signals. The ADMA-T1 provides performance counters, alarm detection, and the ability to generate errors and Alarm Indication Signals (AIS). T1 port loopback capability is also provided.

The ADMA-T1 bus interface is used to connect to other TranSwitch devices such as the STM-1/STS-3/STS-3c Overhead Terminator (SOT-3), TXC-03003, to form an STS-3/STM-1 add/drop or terminal system.

# APPLICATIONS ≡

- STS-1/STS-3/STM-1 to 1.544 Mbit/s add/drop mux/demux
- Unidirectional or bidirectional ring applications
- STS-1/STS-3/STM-1 termination terminal mode multiplexer
- STS-1/STS-3/STM-1 test equipment



**PRELIMINARY** information documents contain information on products in the sampling, pre-production or early production phases of the product life cycle. Characteristic data and other specifications are subject to change. Contact TranSwitch Applications Engineering for current information on this product.



# TABLE OF CONTENTS

SECTION	PAGE
Block Diagram	
Block Diagram Description	
Pin Diagram	6
Pin Descriptions	6
Absolute Maximum Ratings	12
Thermal Characteristics	12
Power Requirements	12
Input, Output and I/O Parameters	13
Timing Characteristics	15
Memory Map	21
Memory Map Descriptions	
Multiplex Format and Mapping Information	43
Package Information	49
Ordering Information	50
Related Products	50
Standards Documentation Sources	51
List of Data Sheet Changes	52
Documentation Update Registration Form	57

# LIST OF FIGURES

#### **PAGE**

Figure 1.	ADMA-T1 TXC-04001B Block Diagram	3
Figure 2.	1.544 Mbit/s Mapping	5
Figure 3.	ADMA-T1 TXC-04001B Pin Diagram	6
Figure 4.	Ports 1 and 2 DS1 Transmit Timing	15
Figure 5.	Ports 1 and 2 DS1 Receive Timing	16
Figure 6.	STS-1 A/B Drop and Add Bus Timing	17
Figure 7.	STS-3/STM-1 A/B Drop and Add Bus Timing	18
Figure 8.	Microprocessor Read Cycle - Intel Timing	19
Figure 9.	Microprocessor Write Cycle - Intel Timing	20
Figure 10.	ADMA-T1 TXC-04001B 84-Pin Plastic Quad Flat Package	



## **BLOCK DIAGRAM**




Figure 1. ADMA-T1 TXC-04001B Block Diagram

# **BLOCK DIAGRAM DESCRIPTION**

The block diagram for the ADMA-T1 is shown in Figure 1. The ADMA-T1 interfaces to four buses, designated as A Drop, A Add, B Drop and B Add. The four buses run at the STS-3/STM-1 rate of 19.44 Mbytes/s, or at the STS-1 rate of 6.48 Mbytes/s. For North American applications, the asynchronous T1 signals are carried in floating Virtual Tributary 1.5s (VT1.5s) in a Synchronous Transport Signal -1 (STS-1), or in STS-1s that are carried in the Synchronous Transport Signal - 3 (STS-3). For ITU-T applications, the T1 signals are carried in floating mode Tributary Unit - 11s (TU-11s) in the STM-1 Virtual Container - 4 structure (VC-4) using Tributary Unit Group - 3 (TUG-3), or in the STM-1 Virtual Container - 3 structure (VC-3) using Tributary Unit Group - 2 (TUG-2) mapping schemes. Two T1 signals can be connected (dropped) from one bus (A Drop or B Drop), or both of the drop buses to the T1 lines. Two asynchronous T1 signals are formatted into VT1.5s or TUs and are connected (added) to either of the add buses (or both, depending upon the mode of operation). The add buses are by definition, byte, frame, and multiframe synchronous with their like-named drop buses, but delayed because of internal processing. For example, if a byte from a VT1.5 or TU-11 is to be added to the A Add bus, the time of its placement on the bus is derived from A Drop bus timing, and from software instructions specifying which VT/TU number is to be dropped.

The A Receive Block is identical to the B Receive Block. The VT/TU Terminate, Destuff, Desync, and AMI/ B8ZS Line Coder Blocks are also repeated for both ports. Twelve leads are connected between a drop bus and the ADMA-T1 A or B Drop bus interface. The interface consists of a byte clock, byte-wide data, a C1J1 indicator signal, a payload identification signal (SPE) and parity. Parity is selectable for odd or even parity, and for data only. Depending upon the application, buffers and latches may be used between the system buses and an ADMA-T1. Each bus interface is monitored for parity, loss of clock, and H4 multiframe errors. Under microprocessor control, the two receive blocks extract a VT1.5 or TU-11 from the STS-3 or VC-4 in the VT/TU Terminate Blocks.

Each Terminate Block performs pointer processing (V1 and V2), overhead byte (V5) processing, and provides a bit status of the eight receive overhead communications bits located in the control bytes in the VT/TU (see Figure 2). The pointer bytes are monitored for an NDF indication, and for AIS, and Loss Of Pointer alarms. In addition, the size (S-bits) in the pointer bytes are monitored for the correct value. Overhead byte (V5) processing includes a BIP-2 parity check, along with the count of detected errors, counting the number of received Far End Block Errors (FEBE), the states of the receive signal label, mismatch of the receive signal label against a microprocessor written value, unequipped status detection, and the status of the Remote Defect Indication (RDI) bit, and the Remote Failure Indication (RFI) bit.

Depending on the drop bus selected, the VT/TU is destuffed using majority rule for the two sets of three justification control bits (Cn) which determines whether the two S-bits are data bits or justification bits.

The Desync Block removes the effects on the output of systemic jitter that might occur due to signal mappings and pointer movements. The Desync Block contains two parts, a pointer leak buffer and a T1 loop buffer. The function of the pointer leak buffer is to accept up to five consecutive positive or negative pointer adjustments and to ramp out the effect over a specified period of time. The T1 Loop Buffer consists of a digital loop filter, which is designed to track the frequency of the received T1 signal and to remove both transmission and stuffing jitter.

An option for each port provides either NRZ data and clock or an AMI/B8ZS-coded positive and negative rail signals for the T1 line interface. Transmit data (towards the T1 line) is clocked out of the ADMA-T1 on positive transitions of the clock.

Towards the SONET/SDH add buses, the ADMA-T1 accepts either T1 AMI/B8ZS-coded positive and negative rail signals or NRZ data. A 16-bit performance counter is provided that counts illegal AMI or B8ZS coding violations. The T1 line is monitored for AIS, and loss of clock or signal.


The Stuff/Sync Block time buffers the T1 signal for frequency justification by the Stuff Block. The Stuff/Sync Block contains a FIFO and uses threshold modulation for the VT/TU justification process.

This Block also permits tracking of the incoming T1 signal having an average frequency offset as high as 120 ppm, and up to 5 UI of peak-to-peak jitter. The interface between this Block and the VT/TU Build Block is bidirectional. The VT/TU Build Block request bits from the FIFO based on the VT/TU phase. The justification algorithm fixes the first S-bit (S1) to the pattern 1110 every four multiframes. The second S-bit contains either data or a justification bit based on a length measurement. Since the ADMA-T1 supports a ring system architecture, two sets of Blocks are provided for each port.

The VT/TU Block formats the VT/TU into an STS-1, STS-3 or STM-1 structure for asynchronous 1.544 Mbit/s signals, as shown in Figure 2. The pointer value (in the V1 and V2 bytes) is fixed to a value of 78. Access is provided for determining the states of the overhead communications channel (O-bits) located in two justification control bytes in the VT/TU format. Access is also provided for transmitting the signal label and the Remote Defect Indication (RDI) bit, both of which are located in the V5 overhead byte. The Far End Block Error (FEBE) bit state is determined by the BIP-2 detector in the drop side. In addition, a control bit is provided for generating a VT/TU AIS (all ones).




#### Figure 2. 1.544 Mbit/s Mapping





#### **PIN DIAGRAM**





# **PIN DESCRIPTIONS**

#### POWER SUPPLY AND GROUND

Symbol	Pin No.	I/O/P*	Туре	Name/Function
VDD	22,44,65, 66,81,84	Р	I	<b>VDD:</b> +5-volt supply voltage, ±5%.
GND	1,21,23, 43,47,63	Р	I	Ground: 0 volts reference

Note: I = Input; O = Output; P = Power



## A DROP AND A ADD BUS I/O

Symbol	Pin No.	I/O/P	Type*	Name/Function
ADCLK	2	Ι	TTL	A Drop Bus Clock: This clock operates at 19.44 MHz for STS-3/STM-1 operation, and at 6.48 MHz for STS-1 oper- ation. A Drop bus byte-wide data (AD7-AD0), the parity bit (ADPAR), SPE indication (ADSPE), and the C1J1 byte indicator (ADC1J1) inputs are detected on falling edges of this clock. This clock is also used for timing and deriving the like-named add bus byte-wide data (AA7-AA0), add indicator (AADD), and parity bit (AAPAR). These signals are clocked out on rising edges of this clock during the time slots that correspond to the selected VT/TU.
ADPAR	3	I	TTL	A Drop Bus Parity Bit: Odd parity bit input signal repre- senting the parity calculation for each data byte (AD7- AD0), SPE indication (ADSPE), and the C1J1 byte indica- tor (ADC1J1) from the drop bus. Control register bits are provided which allow choice of even parity instead, and/or restrict the parity bit detection to the data byte only.
AD(7-0)	4-11	I	TTL	A Drop Bus Data Byte: Byte-wide data corresponding to the STS-1/STS-3/STM-1 signal from the bus. The first bit received (dropped) from the bus corresponds to bit 7 (pin 4).
ADSPE	74	I	TTL	<b>A Drop Bus SPE Indicator:</b> A signal that is active high during each byte of the STS-1/STS-3/STM-1 payload.
ADC1J1	83	Ι	TTL	A Drop Bus C1/J1 Indications: An active high timing signal that carries STS-1/STS-3/STM-1 frame and SPE information. The C1 pulse identifies the location of the first C1 byte in the STS-3/STM-1 signal and the C1 byte in the STS-1 signal. A J1 pulse, one clock cycle wide, identifies the location of the J1 byte in the STM-1 VC-4 signal. Three J1 pulses are provided to identify the J1 byte locations in the STM-1 AU-3s or STS-3/STS-1 SPEs. One J1 pulse is provided to identify the location of the J1 pulse for STS-1 SPE bus operation. If one or more V1 pulses are present in the signal, they are ignored.
AAPAR	12	O (tristate)	CMOS 4mA	<b>A Add Bus Parity Bit:</b> An odd parity output signal calculated over the byte-wide add data. This 3-state lead is only active when there are data being added to the add bus. A control bit is provided that allows even parity to be calculated.
AA(7-0)	13-20	O (tristate)	CMOS 4mA	A Add Bus Data Byte: 3-state byte-wide data that corre- sponds to the selected VT (TU). The first bit transmitted (added) to the bus corresponds to bit 7 on pin 13.
AADD	82	0	CMOS 4mA	A Add Bus Add Data Present Indicator: This normally active low signal is present when output data to the A Add bus are valid. It identifies the location of the VT (TU) time slots being selected. A control bit is provided that allows this bit to be active high instead of active low.

\*See Input, Output and I/O Parameters section below for Type definitions.



## B DROP AND B ADD BUS I/O

Symbol	Pin No.	I/O/P	Туре	Name/Function
BDCLK	42	I	TTL	<b>B Drop Bus Clock:</b> This clock operates at 19.44 MHz for STS-3/STM-1 operation, and at 6.48 MHz for STS-1 operation. B Drop bus byte-wide data (BD7-BD0), the parity bit (BDPAR), SPE indication (BDSPE), and the C1J1 byte indicator (BDC1J1) inputs are detected on falling edges of this clock. This clock is also used for timing and deriving the like-named add bus byte-wide data (BA7-BA0), add indicator (BADD), and parity bit (BAPAR). These signals are clocked out on rising edges of this clock during the time slots that correspond to the selected VT/TU.
BDPAR	41	I	TTL	<b>B Drop Bus Parity Bit:</b> Odd parity bit input signal representing the parity calculation for each data byte (BD7-BD0), SPE indication (BDSPE), and the C1J1 byte indicator (BDC1J1) from the drop bus. Control register bits are provided which allow choice of even parity instead, and/or restrict the parity bit detection to the data byte only.
BD(7-0)	40-33	I	TTL	<b>B Drop Bus Data Byte:</b> Byte-wide data corresponding to the STS-1/STS-3/STM-1 signal from the bus. The first bit received (dropped) from the bus corresponds to bit 7 (pin 40).
BDSPE	54	Ι	TTL	<b>B Drop Bus SPE Indicator:</b> A signal that is active high during each byte of the STS-1/STS-3/STM-1 payload.
BDC1J1	45	I	TTL	<b>B</b> Drop Bus C1/J1 Byte Indicators: An active high tim- ing signal that carries STS-1/STS-3/STM-1 frame and SPE information. The C1 pulse identifies the location of the first C1 byte in the STS-3/STM-1 signal and the C1 byte in the STS-1 signal. A J1 pulse, one clock cycle wide, identifies the location of the J1 byte in the STM-1 VC-4 signal. Three J1 pulses are provided to identify the J1 byte locations in the STM-1 AU-3s or STS-3/STS-1 SPEs. One J1 pulse is provided to identify the location of the J1 pulse for STS-1 SPE bus operation. If one or more V1 pulses are present in this signal, they are ignored.
BAPAR	32	O (tristate)	CMOS 4mA	<b>B Add Bus Parity Bit:</b> An odd parity output signal calculated over the byte-wide add data. This 3-state lead is only active when there are data being added to the add bus. A control bit is provided that allows even parity to be calculated.
BA(7-0)	31-24	O (tristate)	CMOS 4mA	<b>B Add Bus Data Byte:</b> 3-state byte-wide data that corresponds to the selected VT (TU). The first bit transmitted (added) to the bus corresponds to bit 7 on pin 31.
BADD	46	0	CMOS 4mA	<b>B Add Bus Add Data Present Indicator:</b> This normally active low signal is present when output data to the B Add bus are valid. It identifies the location of the VT (TU) time slots being selected. A control bit is provided that allows this bit to be active high instead of active low.



## **DS1 PORT 1 INTERFACE**

Symbol	Pin No.	I/O/P	Туре	Name/Function
RCO1	75	O (tristate)	CMOS 4mA	<b>Receive DS1 Output Clock, Port 1:</b> A 1.544 MHz clock output. Data are clocked out of the ADMA-T1 on rising edges of this clock. Control bits are provided for inverting this clock and for forcing this lead to 3-state.
RPO1	77	O (tristate)	CMOS 4mA	<b>Receive DS1 Data Positive Rail or NRZ, Port 1:</b> When the ADMA-T1 is operating with a rail interface, positive rail data are provided on this lead. When operating in the bypass mode, an NRZ signal is provided on this lead. A control bit is provided for forcing this lead to 3-state.
RNO1	76	O (tristate)	CMOS 4mA	<b>Receive DS1 Data Negative Rail, Port 1:</b> When the ADMA-T1 is operating with a rail interface, negative rail data are provided on this lead. A control bit is provided for forcing this lead to 3-state. In the NRZ mode, this lead is forced to a high impedance state.
TCI1	78	Ι	TTLs <b>Transmit DS1 Input Clock, Port 1:</b> A 1.544 MH input. Data are clocked into the ADMA-T1 on fall edges of this clock. A control bit is provided for in this clock.	
TPI1	80	I	TTL <b>Transmit DS1 Data Positive Rail or NRZ, Port 1:</b> the ADMA-T1 is operating with a rail interface, posi rail input data are provided on this lead. When ope in the bypass mode, an NRZ signal is provided on lead.	
TNI1/ TLOS1	79	1	TTL	Transmit DS1 Data Negative Rail, Port 1/External Transmit Loss of Signal, Port 1: When the ADMA-T1 is operating with a rail interface, negative rail input data are provided on this lead. When the NRZ interface is selected, this lead can be used to provide an input for an active low external transmit loss of signal indication. If this pin is not used for indicating a loss of signal then it must be held high.



## **DS1 PORT 2 INTERFACE**

Symbol	Pin No.	I/O/P	Туре	Name/Function
RCO2	50	O (tristate)	CMOS 4mA	<b>Receive DS1 Output Clock, Port 2:</b> A 1.544 MHz clock output. Data are clocked out of the ADMA-T1 on rising edges of this clock. Control bits are provided for inverting this clock and for forcing this lead to 3-state.
RPO2	48	O (tristate)	CMOS 4mA	<b>Receive DS1 Data Positive Rail or NRZ, Port 2:</b> When the ADMA-T1 is operating with a rail interface, positive rail data are provided on this lead. When operating in the bypass mode, an NRZ signal is provided on this lead. A control bit is provided for forcing this lead to 3-state.
RNO2	49	O (tristate)	CMOS 4mA	<b>Receive DS1 Data Negative Rail, Port 2:</b> When the ADMA-T1 is operating with a rail interface, negative rail data are provided on this lead. A control bit is provided for forcing this lead to 3-state. In the NRZ mode, this lead is forced to a high impedance state.
TCI2	53	I	TTLs	<b>Transmit DS1 Input Clock, Port 2:</b> A 1.544 MHz clock input. Data are clocked into the ADMA-T1 on falling edges of this clock. A control bit is provided for inverting this clock.
TPI2	51	I	TTL	<b>Transmit DS1 Data Positive Rail or NRZ, Port 2:</b> When the ADMA-T1 is operating with a rail interface, positive rail input data are provided on this lead. When operating in the bypass mode, an NRZ signal is provided on this lead.
TNI2/ TLOS2	52	I	TTL	Transmit DS1 Data Negative Rail, Port 2/External Transmit Loss or Signal, Port 2: When the ADMA-T1 is operating with a rail interface, negative rail input data are provided on this lead. When the NRZ interface is selected, this lead can be used to provide an input for an active low external transmit loss of signal indication. If this pin is not used for indicating a loss of signal then it must be held high.



#### MICROPROCESSOR BUS INTERFACE

Symbol	Pin No.	I/O/P	Туре	Name/Function
UPAD(0-7) or D(0-7)	55-62	I/O	TTL 8mA Address/Data Bus: These leads constitute the tim tiplexed address and data bus for accessing the reg which reside in the ADMA-T1. UPAD7/D7 is the monificant bit. High is logic 1.	
SEL	67	Ι	TTLs	<b>Select:</b> A low enables the microprocessor to access the memory map registers for control, status, and alarm information.
RD	68	I	TTLs	<b>Read:</b> An active low signal generated by the microprocessor for reading the registers which reside in the memory map.
WR	69	I	TTLs	Write: An active low signal generated by the micropro- cessor for writing to the registers which reside in the memory map.
ALE	70	I	TTLs	Address Latch Enable: An active high signal generated by the microprocessor. Used by the processor for holding an address stable during a read/write cycle.

#### CONTROLS

Symbol	Pin No.	I/O/P	Туре	Name/Function
TEST	71	I	TTLs	TranSwitch Test Bit: Must be held high.
EXTCK	72	I	CMOS	<b>External Reference Clock</b> : A 48.6360 MHz (+/- 32 ppm over life) clock with a duty cycle of 50 +/- 10% must be applied to this pin for operating the desynchronizer, generating line AIS, and driving other internal circuitry.
RESET	73	I	TTLs	<b>Hardware Reset</b> : An active low pulse that must be applied to this pin for a minimum of 150 nanoseconds after power is first applied. The reset clears all perfor- mance counters and alarms, resets the control bits, and initializes the internal FIFOs. The microprocessor must initialize the control bits for normal operation.
HIGHZ	64	I	TTLs	<b>High Impedance Select:</b> A 0 sets all output pins to the high impedance state for testing purposes. Otherwise, this pin must be held high.



# **ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Min *	Max *	Unit
Supply voltage	V <sub>DD</sub>	-0.5	+6.0	V
DC input voltage	V <sub>IN</sub>	-0.5	V <sub>DD</sub> + 0.5	V
Ambient operating temperature	T <sub>A</sub>	-40	85	°C
Operating junction temperature	Т <sub>Ј</sub>		150	°C
Storage temperature range	Τ <sub>S</sub>	-55	150	°C

\*Note: Operating conditions exceeding those listed in Absolute Maximum Ratings may cause permanent failure. Exposure to absolute maximum ratings for extended periods may impair device reliability.

# THERMAL CHARACTERISTICS

Parameter	Min	Тур	Max	Unit	Test Conditions
Thermal resistance: junction to ambient		41.6		°C/W	0 ft/min linear airflow

## POWER REQUIREMENTS

Parameter	Min	Тур	Max	Unit	Test Conditions
V <sub>DD</sub>	4.75	5.0	5.25	V	
I <sub>DD</sub>			133	mA	STS-1
P <sub>DD</sub>			700	mW	STS-1
I <sub>DD</sub>			175	mA	STS-3 or STM-1
P <sub>DD</sub>			920	mW	STS-3 or STM-1



# INPUT, OUTPUT AND I/O PARAMETERS

#### INPUT PARAMETERS FOR CMOS

Parameter	Min	Тур	Max	Unit	Test Conditions
V <sub>IH</sub>	3.15			V	$4.75 \le V_{DD} \le 5.25$
V <sub>IL</sub>			1.65	V	$4.75 \le V_{DD} \le 5.25$
Input leakage current			10	μΑ	V <sub>DD</sub> = 5.25
Input capacitance		3.5		pF	

#### **INPUT PARAMETERS FOR TTL**

Parameter	Min	Тур	Max	Unit	Test Conditions
V <sub>IH</sub>	2.0			V	$4.75 \le V_{DD} \le 5.25$
V <sub>IL</sub>			0.8	V	$4.75 \le V_{DD} \le 5.25$
Input leakage current			<u>+</u> 1.0	μΑ	V <sub>DD</sub> = 5.25
Input capacitance		3.5		pF	

#### INPUT PARAMETERS FOR TTLs

Parameter	Min	Тур	Max	Unit	Test Conditions
VT- Negative going, threshold voltage			0.8	V	
VT+ Positive going, threshold voltage	2.0			V	
Input leakage current			1.0	μΑ	V <sub>DD</sub> = 5.25
Input capacitance		3.5		pF	
Vhys Hysteresis (VT+ - VT-)	0.3		0.7	V	



#### OUTPUT PARAMETERS FOR CMOS 4mA

Parameter	Min	Тур	Max	Unit	Test Conditions
V <sub>OH</sub>	V <sub>DD</sub> - 0.8			V	V <sub>DD</sub> = 4.75; I <sub>OH</sub> = -4.0
V <sub>OL</sub>			0.5	V	V <sub>DD</sub> = 4.75; I <sub>OL</sub> = 4.0
I <sub>OL</sub>			4.0	mA	
I <sub>ОН</sub>			-4.0	mA	
I <sub>OZ</sub> (HIGHZ output current)			<u>+</u> 10.0	μA	

#### **INPUT/OUTPUT PARAMETERS FOR TTL 8mA**


Parameter	Min	Тур	Max	Unit	Test Conditions
V <sub>IH</sub>	2.0			V	$4.75 \le V_{DD} \le 5.25$
V <sub>IL</sub>			0.8	V	$4.75 \le V_{\text{DD}} \le 5.25$
Input leakage current			<u>+</u> 1.0	μA	V <sub>DD</sub> = 5.25
Input capacitance		5.5		pF	
V <sub>OH</sub>	V <sub>DD</sub> - 0.8			V	V <sub>DD</sub> = 4.75; I <sub>OH</sub> = -8.0
V <sub>OL</sub>			0.5	V	V <sub>DD</sub> = 4.75; I <sub>OL</sub> = 8.0
I <sub>OL</sub>			8.0	mA	
I <sub>OH</sub>			-8.0	mA	



# TIMING CHARACTERISTICS

Detailed timing diagrams for the ADMA-T1 device are illustrated in Figures 4 through 9, with values of the timing intervals tabulated below each timing diagram. All output times are measured with a maximum 45 pF load capacitance. Timing parameters are measured at voltage levels of  $(V_{IH} + V_{IL})/2$  for input signals or  $(V_{OH} + V_{OI})/2$  for output signals.






Note: n = 1 - 2

Note: TCIn is shown for TCLKI = 0, where data are clocked in on negative transitions. Data are clocked in on positive transitions when TCLKI =1. For NRZ operation, TNIn may be used to input an external loss of signal indication. Otherwise, this pin must be held high.

Parameter	Symbol	Min	Тур	Мах	Unit
TCIn clock period	t <sub>CYC</sub>	560.0	647.7		ns
TCIn clock low time	t <sub>PWL</sub>	280.0			ns
TCIn clock high time	t <sub>PWH</sub>	280.0			ns
TPIn/TNIn data set-up time before TCIn $\downarrow$	t <sub>SU</sub>	10.0			ns
TPIn/TNIn data hold time after TCIn $\downarrow$	t <sub>H</sub>	2.0			ns



# Figure 5. Ports 1 and 2 DS1 Receive Timing




Note: n = 1 - 2

Note: RCOn is shown for RCLKI=0, where data are clocked out on positive transitions. Data are clocked out on negative transitions when RCLKI=1.

Parameter	Symbol	Min	Тур	Max	Unit
RCOn clock period	t <sub>CYC</sub>	637		658	ns
RCOn clock low time	t <sub>PWL</sub>	318		329	ns
RCOn clock high time	t <sub>PWH</sub>	318		329	ns
RPOn/RNOn data delay from RCOn↑	t <sub>OD</sub>	0.0		5.0	ns







Note: The add bus output A/BA(7-0) shown above corresponds to the 0 state of control bit ABD, when there is one data byte (or one clock cycle) of delay between the drop and add buses. This delay is increased to two data bytes when control bit ABD is set to 1.

Parameter	Symbol	Min	Тур	Max	Unit
A/BDCLK drop clock period	t <sub>CYC</sub>		154.32		ns
A/BDCLK drop clock duty cycle, t <sub>PWH</sub> /t <sub>CYC</sub>		40	50	60	%
A/BD(7-0) drop data and A/BDC1J1 set-up time before A/BDCLK $\downarrow$	t <sub>SU(1)</sub>	4.0			ns
A/BD(7-0) drop data and A/BDC1J1 hold time after A/BDCLK $\downarrow$	t <sub>H(1)</sub>	5.0			ns
A/BDSPE set-up time before A/BDCLK $\downarrow$	t <sub>SU(2)</sub>	4.0			ns
A/BDSPE hold time after A/BDCLK $\downarrow$	t <sub>H(2)</sub>	5.0			ns
A/BA(7-0) add data out (from tri-state) delay from A/BDCLK↑	t <sub>OD(2)</sub>	6.0		18.5	ns
A/BA(7-0) add data out (to tri-state) delay from A/BDCLK $\uparrow$	t <sub>OD(3)</sub>	6.0		20.0	ns
A/BADD add indicator delay from A/BDCLK↑	t <sub>OD(1)</sub>	6.0		19.0	ns







Figure 7. STS-3/STM-1 A/B Drop and Add Bus Timing

Note: The add bus output A/BA(7-0) shown above corresponds to the 0 state of control bit ABD, when there is one data byte (or one clock cycle) of delay between the drop and add buses. This delay is increased to two data bytes when control bit ABD is set to 1.


Parameter	Symbol	Min	Тур	Max	Unit
A/BDCLK drop clock period	t <sub>CYC</sub>		51.44		ns
A/BDCLK drop clock duty cycle, t <sub>PWH</sub> /t <sub>CYC</sub>	-	45	50	55	%
A/BD(7-0) drop data and A/BDC1J1 set-up time before A/BDCLK $\downarrow$	t <sub>SU(1)</sub>	4.0			ns
A/BD(7-0) drop data and A/BDC1J1 hold time after A/BDCLK $\downarrow$	t <sub>H(1)</sub>	5.0			ns
A/BDSPE set-up time before A/BDCLK $\downarrow$	t <sub>SU(2)</sub>	4.0			ns
A/BDSPE hold time after A/BDCLK $\downarrow$	t <sub>H(2)</sub>	5.0			ns
A/BA(7-0) add data out (from tri-state) delay from A/BDCLK↑	t <sub>OD(2)</sub>	6.0		18.3	ns
A/BA(7-0) add data out (to tri-state) delay from A/BDCLK↑	t <sub>OD(3)</sub>	6.0		19.8	ns
A/BADD add indicator delay from A/BDCLK↑	t <sub>OD(1)</sub>	6.0		18.8	ns



# Figure 8. Microprocessor Read Cycle - Intel Timing

Parameter	Symbol	Min	Тур	Max	Unit
ALE pulse width	t <sub>PW(1)</sub>	20.0			ns
UPAD(0-7) address set-up time before ALE $\downarrow$	t <sub>SU(1)</sub>	5.0			ns
UPAD(0-7) address hold time after ALE $\downarrow$	t <sub>H(1)</sub>	3.0			ns
UPAD(0-7) address hold time after $\overline{RD}\downarrow$	t <sub>H(2)</sub>			0.0	ns
D(0-7) data available delay time after $\overline{RD}\downarrow$	t <sub>OD(2)</sub>	5.0		17.0	ns
D(0-7) data delay time to tri-state after $\overline{RD}$	t <sub>OD(1)</sub>	2.0		8.0	ns
ALE wait time after $\overline{RD}$	t <sub>W(1)</sub>	0.0			ns
$\overline{SEL}$ set-up time before $\overline{RD}\downarrow$	t <sub>SU(2)</sub>	0.0			ns
$\overline{SEL}$ hold time after $\overline{RD}$	t <sub>H(3)</sub>	0.0			ns
$\overline{RD}$ wait after ALE $\downarrow$	t <sub>W(2)</sub>	20.0			ns
RD pulse width	t <sub>PW(2)</sub>	45.0			ns





# Figure 9. Microprocessor Write Cycle - Intel Timing

Parameter	Symbol	Min	Тур	Max	Unit
ALE pulse width	t <sub>PW(1)</sub>	20.0			ns
ALE wait after ₩R↑	t <sub>W(1)</sub>	0.0			ns
UPAD(0-7) address set-up time before ALE $\downarrow$	t <sub>SU(1)</sub>	5.0			ns
UPAD(0-7) address hold time after ALE $\downarrow$	t <sub>H(1)</sub>	3.0			ns
D(0-7) data input hold time after $\overline{WR}$	t <sub>H(2)</sub>	16.0			ns
$\overline{SEL}$ set-up time before $\overline{WR} \downarrow$	t <sub>SU(3)</sub>	0.0			ns
SEL hold time after WR↑	t <sub>H(3)</sub>	0.0			ns
WR wait after ALE↓	t <sub>W(2)</sub>	20.0			ns
WR pulse width	t <sub>PW(2)</sub>	45.0			ns



#### MEMORY MAP

The ADMA-T1 memory map consists of counters and register bit positions which may be accessed by the microprocessor. Addresses which are shown as TranSwitch test registers or as wholly 'Unused' bytes in the memory map must not be accessed by the microprocessor. No value is specified for the content to be read from an 'Unused' bit position when the address which contains it is selected for a read cycle, but the bit position should be written as 0 when the address is selected for a write cycle (if it is a R/W or W address).

Address (Hex)	Status*	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
00	W	RESET	RESETS	RESETC			Unused		
01	R/W	T1SEL1	T1SEL0	BYPAS1	BYPAS2	T1LOOP	T2LOOP	R1EN	R2EN
02	R/W	MOD1	MOD0	T1B8ZS	T2B8ZS	T1AIS	T2AIS	Unused	TCLKI
03	R/W	TAISE	UQAE	R1AIS	R2AIS	RDIEN	T2SEL1	T2SEL0	RCLKI
40	R/W	AAHZE	BAHZE	ADDI	ABD	APE	Unu	sed	PTALTE
41	R/W		NPIA	NPIB	NPIC	Unused	DPE	PDDO	Unused
42			TranSwitch Test Register						
43			TranSwitch Test Register						
44				-	TranSwitch 1	Fest Register			

#### COMMON CONTROL

\* R=Read Only; R(L)=Read Only (Latched); R/W=Read/Write; W=Write only.

#### A-SIDE DROP BUS STATUS REGISTERS

Address (Hex)	Status*	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
04	R(L)	ADLOC	Unused				A2DH4E	A1DH4E	ADPAR
05	R				Unus	ed			
06	R		Unused						
07	R				Unus	ed			

#### PORT 1 STATUS/TRANSMIT REGISTERS

Address (Hex)	Status*	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
08	R/W		Port 1 Pointer Leak Rate						
09	R		Port 1 B8ZS/AMI Coding Errors (low order byte)						
0A	R(L)		Unused R1FFE T1LOCS T1					T1AIS	
0B	R			Port 1 B8ZS/	AMI Coding	Errors (high	order byte)	•	
0C	R				Unus	ed			
0D	R/W	T1VTAIS	T1FB2	T1FFB	T1RDI	T1RFI	A	1 TX Label	
0E	R/W		Port 1 TX O-Bits						
0F	R/W	R1SEL	R1SEL VTN1 (VT#)						



#### PORT 1 A-SIDE DROP BUS RECEIVE REGISTERS

Address (Hex)	Status*	Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2					Bit 1	Bit 0	
10	R				A1BIP2 Er	ror Count			
11	R				A1FEBE	Count			
12	R(L)	A1UNEQ	A1SLER Unused A1NDF Unused				ised	TA1FE	
13	R(L)	A1AIS	A1LOP	A1SIZE	A1RDI	A1RFI	Α	1 RX Label	
14	R		A1PJ C	Counter			A1NJ Co	ounter	
15	R		A1 RX O-Bits						
16	R/W		Unused A1UPSL						
17				Т	ranSwitch Te	est Register			

#### PORT 1 B-SIDE DROP BUS RECEIVE REGISTERS

Address (Hex)	Status*	Bit 7	Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1					Bit 1	Bit 0
18	R				B1BIP2 Err	ror Count			
19	R				B1FEBE	Count			
1A	R(L)	B1UNEQ	B1SLER	B1SLER Unused B1NDF Unused				ised	TB1FE
1B	R(L)	B1AIS	B1LOP	B1SIZE	B1RDI	B1RFI	E	1 RX Label	
1C	R		B1PJ C	Counter			B1NJ Co	ounter	
1D	R		B1 RX O-Bits						
1E	R/W		Unused B1UPSL						
1F				Т	ranSwitch Te	est Register			

#### **B-SIDE DROP BUS STATUS REGISTERS**

Address (Hex)	Status*	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
24	R(L)	BDLOC		Unused				B1DH4E	BDPAR
25			Unused						
26			Unused						
27			Unused						



#### PORT 2 STATUS/TRANSMIT REGISTERS

Address (Hex)	Status*	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
28	R/W		Port 2 Pointer Leak Rate						
29	R			Port 2 B8ZS	AMI Coding	Errors (low o	order byte)		
2A	R(L)		Unused R2FFE T2LOCS T2						T2AIS
2B	R			Port 2 B8ZS/	AMI Coding	Errors (high	order byte)		
2C					Unus	ed			
2D	R/W	T2VTAIS	T2VTAIS T2FB2 T2FFB T2RDI T2RFI A2 TX Label						
2E	R/W		Port 2 TX O-Bits						
2F	R/W	R2SEL			١	/TN2 (VT#)			

#### PORT 2 A-SIDE DROP BUS RECEIVE REGISTERS

Address (Hex)	Status*	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
30	R				A2BIP2 Eri	ror Count			
31	R				A2FEBE	Count			
32	R(L)	A2UNEQ	A2SLER	A2SLER Unused A2NDF Unused				ised	TA2FE
33	R(L)	A2AIS	A2LOP	A2SIZE	A2RDI	A2RFI	A	2 RX Label	
34	R		A2PJ C	Counter			A2NJ C	ounter	
35	R		A2 RX O-Bits						
36	R/W		Unused A2UPSL						
37	R		TranSwitch Test Register						

#### PORT 2 B-SIDE DROP BUS RECEIVE REGISTERS

Address (Hex)	Status*	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
38	R				B2BIP2 Err	ror Count			
39	R				B2FEBE	Count			
ЗA	R(L)	B2UNEQ	B2SLER	B2SLER Unused B2NDF Unused				ised	TB2FE
3B	R(L)	B2AIS	B2LOP	B2SIZE	B2RDI	B2RFI	E	32 RX Label	
3C	R		B2PJ (	Counter			B2NJ C	ounter	
3D	R		B2 RX O-Bits						
3E	R/W		Unused B2UPSL						
3F				Т	ranSwitch Te	est Register			



# MEMORY MAP DESCRIPTIONS

#### CONTROL REGISTERS

Address	Bit	Symbol	Description
00	7	RESET	<b>Reset ADMA-T1:</b> A 1 configures the controls to their power-up states, resets all the performance counters to 0, and re-centers the internal FIFOs. Afterwards this bit is self-clearing and resets to a 0. Note: Upon power-up all control bits, except the BPASn, MODn, AAHZE, and BAHZE, are reset to 0 (where n represents port 1 or 2). Upon power-up, all alarms, except AnLOP and BnLOP, are reset to 0. The MODn control bits select the STS-3 format, while the BPASn, AAHZE, BAHZE, AnLOP, and BnLOP control bits are set to 1.
	6	RESETS	<b>Reset Selected Functions:</b> A 1 resets the performance counters and alarms to 0, and re-centers the internal FIFOs. The control register bits are not reset, and will maintain their existing states. Afterwards this bit is self-clearing and resets to a 0. See Note 1.
	5	RESETC	<b>Reset Counters:</b> A 1 causes all the performance counters to reset to 0. Afterwards this bit is self-clearing and resets to a 0. See Note 1.
01	7 6	T1SEL1 T1SEL0	Port 1 Transmit A/B-side Add Bus Selection: This bit works in conjunction with the R1SEL bit to provide the following modes of operation for port1. Timing for the VT/TU to be added to the A (or B) Add bus is derived from either the A (or B) Drop bus.T1SEL1T1SEL0R1SELMode000A-side drop only001B-side drop only010A-side drop, A-side add011B-side drop, B-side add101B-side drop, B-side add101B-side drop, A-side add110A-side drop, B-side add111B-side drop, A-side and B-side add111B-side drop, B-side add
	5	BYPAS1	<b>Bypass CODEC Port 1:</b> A 1 arranges the B8ZS/AMI CODEC for port 1 to be bypassed for NRZ operation. A 0 enables the CODEC for port 1.
	4	BYPAS2	<b>Bypass CODEC Port 2:</b> A 1 arranges the B8ZS/AMI CODEC for port 2 to be bypassed for NRZ operation. A 0 enables the CODEC for port 2.
	3	T1LOOP	Port 1 T1 Loopback: A 1 causes a T1 loopback for port 1. The receive output data and clock signals are looped back as the transmit input, and the receive data signals are provided as an output. The input signal from the line is disabled.

Note 1: This bit position should be written to 1 after device initialization and after any mode changes (i.e., after changing any of the T1SEL1, T1SEL0, T2SEL1, T2SEL0, R1SEL, VTN1, R2SEL or VTN2 bits) in order to prevent a FIFO error from occurring.



Address	Bit	Symbol	Description
01 (cont.)	2	T2LOOP	<b>Port 2 T1 Loopback:</b> A 1 causes a T1 loopback for port 2. The receive output data and clock signals are looped back as the transmit input, and the receive data signals are provided as an output. The input signal from the line is disabled.
	1	R1EN	<b>Receive Port 1 Enable:</b> A 1 enables the receive data (NRZ or rail) output and clock output for port 1. A 0 forces the data and clock output leads to a high impedance state.
	0	R2EN	<b>Receive Port 2 Enable:</b> A 1 enables the receive data (NRZ or rail) output and clock output for port 2. A 0 forces the data and clock output leads to a high impedance state.
02	7 6	MOD1 MOD0	<b>SONET/SDH Bus Format Selection:</b> The SONET/SDH bus format selection is according to the table below:
			MOD1MOD0Bus Format Selected00STS-1 format01STS-3 format10STM-1 AU3 format11STM-1 TUG-3/VC-4 format
	5	T1B8ZS	<b>Port 1 B8ZS CODEC Enable:</b> A 1 selects the B8ZS CODEC function for port 1. A 0 selects the AMI CODEC function for port 1
	4	T2B8ZS	<b>Port 2 B8ZS CODEC Enable:</b> A 1 selects the B8ZS CODEC function for port 2. A 0 selects the AMI CODEC function for port 2.
	3	T1AIS	<b>Port 1 Transmit AIS:</b> A 1 causes a T1 AIS (unframed all ones signal) to be generated in the transmit (add) direction for port 1.
	2	T2AIS	<b>Port 2 Transmit AIS:</b> A 1 causes a T1 AIS (unframed all ones signal) to be generated in the transmit (add) direction for port 2.
	0	TCLKI	<b>Port 1 and 2 Transmit Clock Inversion:</b> A 1 causes the T1 data for ports 1 and 2 to be clocked in on positive clock edges. A 0 causes data to be clocked in on negative clock edges.
03	7	TAISE	<b>Port 1 and 2 Transmit AIS Enable:</b> A 1 enables a T1 AIS to be sent when loss of signal or clock is detected in the port 1 or port 2 T1 interface signals. A T1 AIS is an unframed all ones data signal.
	6	UQAE	<b>Unequipped Alarm AIS Enable:</b> A 1 enables receive AIS and RDI to be sent when an unequipped status is detected in either the A-side or B-side drop data. An unequipped status is defined as 000 in the VT/TU signal label.



Bit	Symbol	Description
5	R1AIS	<b>Generate Receive AIS for Port 1:</b> A 1 causes a T1 AIS to be generated for the receive data for port 1, independent of internal alarm detection. A T1 AIS is an unframed all ones data signal. The conditions for generating a T1 AIS for port 1 are:
		<ul> <li>When control bit R1SEL is a 0 and any one or more of the following:</li> <li>R1AIS=1.</li> <li>Loss of Pointer (A1LOP).</li> <li>VT/TU AIS (A1AIS).</li> <li>A-side drop bus loss of clock (ADLOC).</li> <li>A-side H4 Error (A1DH4E).</li> <li>Unequipped signal label (A1UNEQ), and UQAE is a 1.</li> <li>Mismatch signal label (A1SLER).</li> <li>VT/TU selection out of range or equal to 0.</li> <li>When control bit R1SEL is a 1 and any one or more of the following:</li> <li>R1AIS=1.</li> <li>Loss of Pointer (B1LOP).</li> <li>VT/TU AIS (B1AIS).</li> <li>B-side drop bus loss of clock (BDLOC).</li> <li>B-side H4 Error (B1DH4E).</li> <li>Unequipped signal label (B1UNEQ), and UQAE is a 1.</li> <li>Mismatch signal label (B1SLER).</li> <li>VT/TU selection out of range or equal to 0.</li> </ul>
4	R2AIS	Generate Receive AIS for Port 2: A 1 causes a T1 AIS to be generated for the receive data for port 2, independent of internal alarm detection. A T1 AIS is an unframed all ones data signal. The conditions for generating a T1 AIS for port 2 are: When control bit R2SEL is a 0 and any one or more of the following: - R2AIS=1. - Loss of Pointer (A2LOP). - VT/TU AIS (A2AIS).
		<ul> <li>A-side drop bus loss of clock (ADLOC).</li> <li>A-side H4 Error (A2DH4E).</li> <li>Unequipped signal label (A2UNEQ), and UQAE is a 1.</li> <li>Mismatch signal label (A2SLER).</li> <li>VT/TU selection out of range or equal to 0.</li> <li>When control bit R2SEL is a 1 and any one or more of the following:</li> <li>R2AIS=1.</li> <li>Loss of Pointer (B2LOP).</li> <li>VT/TU AIS (B2AIS).</li> <li>B-side drop bus loss of clock (BDLOC).</li> <li>B-side H4 Error (B2DH4E).</li> <li>Unequipped signal label (B2UNEQ), and UQAE is a 1.</li> <li>Mismatch signal label (B2SLER).</li> </ul>
	5	5 R1AIS



Address	Bit	Symbol	Description
03 (cont.)	3	RDIEN	<b>Transmit Receive Defect Indication Enable:</b> A 1 enables the ADMA-T1 to send RDI when a receive alarm occurs. A 0 disables the automatic insertion, and allows the microprocessor to control both states of the transmitted RDI status bit (Bit 8 in V5). For port 1 the alarms causing RDI are a function of the R1SEL, T1SEL1 and T1SEL0 control bits. For port 2 the alarms causing RDI are a function of the R2SEL, T2SEL1 and T2SEL0 control bits. The following is a summary of the various alarms and control bits that may cause an RDI. The n represents port 1 or 2.
			<ul> <li>When RDIEN is a 1:</li> <li>Loss Of Pointer (AnLOP, BnLOP).</li> <li>VT/TU AIS (AnAIS, BnAIS).</li> <li>A/B-side drop bus H4 Error (AnDH4E, BnDH4E).</li> <li>Unequipped signal label (AnUNEQ, BnUNEQ), and UQAE is a 1.</li> <li>Signal label mismatch (AnSLER, BnSLER).</li> <li>When RDIEN is a 0:</li> <li>Microprocessor writes a 1 to TnRDI.</li> </ul> Note. The microprocessor may send an RDI anytime by writing a 1 to TnRDI. However, to prevent contention between the internal alarms caus-
			ing RDI and microprocessor controlling RDI, control bit RDIEN must be written with a 0.
	2 1	T2SEL1 T2SEL0	<b>Port 2 Transmit A/B-side Add Bus Selection:</b> This bit works in conjunction with the R2SEL bit to provide the following modes of operation for port 2. Timing for the VT/TU to be added to the A (or B) Add bus is derived from either the A (or B) Drop bus.
			T2SEL1 T2SEL0 R2SEL Mode
			0 0 0 A-side drop only
			0 0 1 B-side drop only
			0 1 0 A-side drop, A-side add
			0 1 1 B-side drop, B-side add
			100A-side drop, B-side add101B-side drop, A-side add
			1 0 1 B-side drop, A-side add 1 1 0 A-side drop, A-side and B-side add
			1 1 1 B side drop, A-side and A-side add
	0	RCLKI	<b>Port 1 and 2 Receive Clock Inversion:</b> A 1 causes the receive clock to clock out data on the negative edge instead of on the positive edge for both ports.



Address	Bit	Symbol	Description
40	7	AAHZE	<b>A-side Add Bus High Impedance Enable:</b> A 1 forces the A-side add bus output signals to a high impedance state. A 0 allows normal operation.
	6	BAHZE	<b>B-side Add Bus High Impedance Enable:</b> A 1 forces the B-side add bus outputs signals to a high impedance state. A 0 allows normal operation.
	5	ADDI	<b>Add Indicator Inversion:</b> A 1 enables the A and B-side add indicator signals to be active high instead of active low. A 0 enables the A and B-side add indicator signals to be active low instead of active high.
	4	ABD	Add Bus Delayed: A 1 causes the add bus data to be delayed by two clock cycles with respect to the drop bus data. A 0 causes the add bus data to be delayed by one clock cycle with respect to the drop bus data.
	3	APE	<b>A/B-side Add Bus Even Parity Generated:</b> A 1 enables even parity to be generated, while 0 enables odd parity to be generated.
	0	PTALTE	<b>Pointer Tracking AIS to LOP Transition Enabled</b> : A 1 enables the AIS to LOP transition in the pointer tracking state machine, as required per ITU-T requirements. A 0 disables the transition as required per Bellcore standards.
41	6 5 4	NPIA NPIB NPIC	<b>Null Pointer Indicator Selection:</b> A 1 enables the null pointer indicator to be generated for one or more of the TUG-3s when the STM-1 TUG-3 format is selected. A null pointer indicator is defined as a 1001 in bits 1-4, bits 5 and 6 are unspecified and set to 0, five 1s in bits 7-11, followed by five zeros in bits 12-16 (two bytes). Those bytes which are designated as stuff are not generated, and the data bus is forced to a high impedance state during those time slots.
	2	DPE	<b>A/B-side Drop Bus Even Parity Detected:</b> A 1 enables even parity to be detected in the A/B-side drop buses. A 0 enables odd parity to be detected.
	1	PDDO	<b>A/B-side Drop Bus Parity Detected on Data Only:</b> A 1 causes parity to be detected for the data byte only. A 0 causes parity to be detected for the data byte, C1J1 and the SPE signals.



#### A-SIDE DROP BUS STATUS REGISTERS

Address	Bit	Symbol	Description
04	7	ADLOC	A-side Drop Bus Loss Of Clock: A latched bit position that indicates a loss of clock in the A-side drop bus has been detected. A loss of clock alarm causes a receive AIS for the duration of the alarm, and sets the like-named add bus signals (data and PAR signal) to the high impedance state. The AADD indication signal becomes inactive for the duration of the alarm. This bit position is cleared on a microprocessor read cycle. If the alarm is active, this bit position will re-latch. The loss of clock alarm occurs when the input drop clock (ADCLK) is stuck high or low for 10 or more clock cycles. Recovery occurs on the first drop clock transition.
	2	A2DH4E	A-side Drop Bus Port 2 Loss of H4 Indication: A latched bit position that indicates that the anticipated received H4 multiframe sequence of 00, 01, 10, 11 has not been received properly. The ADMA-T1 will continue to operate in a free running mode, but will lock to a new H4 sequence after two consecutive sequences have been received properly. This bit position is cleared on a microprocessor read cycle. If the alarm is active, this bit position will re-latch.
	1	A1DH4E	A-side Drop Bus Port 1 Loss of H4 Indication: A latched bit position which indicates that the anticipated received H4 multiframe sequence of 00, 01, 10, 11 has not been received properly. The ADMA-T1 will continue to operate in a free running mode, but will lock to a new H4 sequence after two consecutive sequences have been received properly. This bit position is cleared on a microprocessor read cycle. If the alarm is active, this bit position will re-latch.
	0	ADPAR	<b>A-side Drop Bus Parity Error Detected:</b> A latched bit position which indicates that an odd parity error has been detected in the A-side drop bus signals. Even parity detection is enabled by writing a 1 to the Drop Bus Parity Even (DPE) control bit. Other than an alarm indication, no other action is taken. This bit position is cleared on a microprocessor read cycle. If the alarm is active, this bit position will re-latch.

#### PORT 1 STATUS/TRANSMIT REGISTERS

Address	Bit	Symbol	Description
08	7-0	Port 1 Pointer Leak Rate Value	<b>Port 1 FIFO Leak Rate Register:</b> The count written into this location is used for the internal leak buffer, and represents the average leak rate. A count of one represents 8 frames, or 2 multiframes, in the rate of occurrence of pointer movements from the number of counts read from positive/ negative stuff counters. A count of 0 is invalid, and no selection takes place.
09	7-0	Port 1 Coding Error Counter Low Order Byte	<b>Port 1 Transmit Coding Violation Counter:</b> Low order byte of a 16-bit saturating counter that counts the number of coding errors that have occurred in the AMI or B8ZS line codes. During a read cycle internal logic holds a count of 1 until the read cycle is complete, and then updates the counter. This counter is cleared on a reset pulse, when a 1 is written to the reset counter control bit (RESETC), or by a read cycle. This location must be read first before the high order byte.



Address	Bit	Symbol	Description
0A	2	R1FFE	<b>Port 1 Receive FIFO Error:</b> A latched bit position which indicates that the receive FIFO for port 1 has overflowed or underflowed. The FIFO will reset automatically. Other than an alarm indication, no other action will be taken. This bit position is cleared on a microprocessor read cycle. If the alarm is active, this bit position re-latches.
	1	T1LOCS	<b>Port 1 Transmit Loss Of T1 Clock or Signal:</b> A latched bit position which indicates that the Port 1 T1 clock or data signal has failed. This bit position is cleared on a microprocessor read cycle, but if either of the alarms is then active this bit position re-latches. Loss of clock occurs when the T1 input clock (TCI1) is stuck high or low for 10 or more clock cycles. Recovery occurs on the first T1 input clock transition. Loss of signal for the rail interface occurs when no TPI1 signal transitions occur in a period of 175 $\pm$ 75 consecutive pulse positions. Recovery occurs when there is an average pulse density of at least 12.5% over a period of 175 $\pm$ 75 contiguous pulse positions starting with the receipt of a detected pulse.
	0	T1AIS	<b>Port 1 Transmit AIS Detected:</b> A latched bit position which indicates that a T1 AIS (unframed all ones) has been detected in the Port 1 data. This bit position is cleared on a microprocessor read cycle. If the alarm is active, this bit position re-latches.
0B	7-0	Port 1 Coding Error Counter High Order Byte	<b>Port 1 Transmit Coding Violation Counter:</b> High order byte of a 16-bit saturating counter which counts the number of coding errors that have occurred in the AMI or B8ZS line codes. This counter is cleared on a reset pulse, when a 1 is written to the reset counter control bit (RESETC), or by a read cycle.
0D	7	T1VTAIS	<b>Port 1 Transmit VT/TU AIS:</b> A 1 causes a VT/TU AIS to be generated and transmitted. A VT/TU AIS consists of all ones in the entire VT, including bytes V1 through V4.
	6	T1FB2	<b>Port 1 Transmit BIP-2 Error Mask (Force BIP-2 Error):</b> A 1 causes bits 1 and 2 (BIP-2 value) in the transmitted V5 byte to be sent inverted from the calculated value continuously.
	5	T1FFB	<b>Port 1 Transmit Force FEBE Error:</b> A 1 causes bit 3 (FEBE) in the V5 byte to be transmitted inverted from its normally transmitted value.
	4	T1RDI	<b>Port 1 Transmit Remote Defect Indication (Yellow/FERF):</b> A 1 causes an RDI alarm to be transmitted (Bit 8 in $V5 = 1$ ).
	3	T1RFI	<b>Port 1 Transmit Remote Failure Indication:</b> A 1 causes an RFI alarm to be transmitted (Bit 4 in $V5 = 1$ ).
	2-0	A1 TX Label	<b>Port 1 Transmit Signal Label:</b> The three bit positions written by the processor correspond to bits 5 through 7 in the V5 byte. Bit 2 corresponds to bit 7 in the V5 byte.
0E	7-0	Port 1 Transmit O-bits	<b>Port 1Transmit Overhead Communication Channel Bits:</b> Bits 3-0 correspond to bits 3-6 in the first justification control byte, while bits 7-4 correspond to bits 3-6 in the second justification control byte in the VT/TU format.

Address	Bit	Symbol	Description
0F	7	R1SEL	<b>Port 1 Receive A or B-side VT/TU Bus Selection:</b> Determines the drop bus VT/TU selection. A 1 selects the B-side drop bus, and a 0 selects the A-side drop bus.
	6-0	VTN1	<ul> <li>Port 1 VT/TU Selection: Works in conjunction with the R1SEL control bit. The seven bit binary code written into this location selects the VT or TU that is to be dropped from the A or B-side drop bus. The binary value of 0 and a value above the range will not select a VT or TU. For example, the VT selection in an STS-3 format is given below:</li> <li>Bit 6 5 4 3 2 1 0 STS-3 Mapping 0 0 0 0 0 0 0 No VT# selected, AIS generated 0 0 0 0 0 0 1 STS-1#1, GP#1, VT#1 selected 0 0 1 1 1 0 1 STS-1#2, GP#1, VT#1 selected</li> <li>0 1 1 1 0 0 STS-1#3, GP#7, VT#4 selected</li> </ul>
			1 0 1 0 1 0 1 No VT# selected, AIS generated
			1 1 1 1 1 1 1 No VT# selected, AIS generated Note: AIS may be over-written by writing a 0 to R1EN which will 3-state the port 1 data and clock output leads.

#### PORT 1 A-SIDE DROP BUS RECEIVE REGISTERS

Address	Bit	Symbol	Description
10	7-0	A1BIP2 Count	<b>Port 1 A-side Drop Bus BIP-2 Counter:</b> An 8-bit saturating counter which counts the number of BIP-2 errors detected in the receive direction. A maximum of two errors can be detected each frame. During a read cycle internal logic holds an incoming error count until the read cycle is complete, and then updates the counter. This counter is cleared on a reset pulse, when a 1 is written to the reset counter control bit (RESETC), or by a read cycle.
11	7-0	A1FEBE Count	<b>Port 1 A-side Drop Bus FEBE Counter:</b> An 8-bit saturating counter which counts the number of FEBE errors received (Bit 3 in $V5 = 1$ ). During a read cycle internal logic holds an incoming error count until the read cycle is complete, and then updates the counter. This counter is cleared on a reset pulse, when a 1 is written to the reset counter control bit (RESETC), or by a read cycle.



Address	Bit	Symbol	Description
12	7	A1UNEQ	<b>Port 1 A-side Drop Bus Unequipped Indication:</b> A latched bit position which indicates an Unequipped status has been detected in the V5 signal label bits (Bits 5-7 in V5 = 0). This bit position is cleared on a microprocessor read cycle. If the alarm is active, this bit position will re-latch.
	6	A1SLER	<b>Port 1 A-side Drop Bus Signal Label Mismatch Indication:</b> A latched bit position which indicates that the receive signal label bits (Bits 5-7 in V5) did not match the microprocessor-written signal label. This bit position is cleared on a microprocessor read cycle. If the alarm is active, this bit position re-latches.
	3	A1NDF	<b>Port 1 A-side Drop Bus New Data Flag Indication:</b> A latched bit position which indicates a New Data Flag (1001) has been detected in the V1 pointer byte (Bits 1-4 in V1 are the inverse of the 0110). This bit position is cleared on a microprocessor read cycle. If the alarm is active, this bit position re-latches.
	0	TA1FE	<b>Port 1 Transmit A-side Add Bus FIFO Error:</b> A latched bit position which indicates that the A-side add bus FIFO has overflowed or underflowed. The FIFO resets automatically. This bit position is cleared on a microprocessor read cycle. If the alarm is active, this bit position re-latches.
13	7	A1AIS	<b>Port 1 A-side Drop Bus VT AIS Alarm:</b> A latched bit position which indicates a VT (TU) AIS has been detected. This bit position is cleared on a microprocessor read cycle. If the alarm is active, this bit position will relatch.
	6	A1LOP	<b>Port 1 A-side Drop Bus Loss Of Pointer Alarm:</b> A latched bit position which indicates a loss of pointer has been detected. This bit position is cleared on a microprocessor read cycle. If the alarm is active, this bit position will re-latch.
	5	A1SIZE	<b>Port 1 A-side Drop Bus Pointer Size Error Indication:</b> A latched bit position which indicates that the receive size indicator in the pointer (Bits 5 and 6 in the V1 pointer byte) does not = 11. This bit position is cleared on a microprocessor read cycle. If the alarm is active, this bit position will relatch.
	4	A1RDI	<b>Port 1 A-side Drop Bus Remote Defect Indication (FERF):</b> A latched bit position which indicates an RDI (FERF/Yellow) alarm has been detected (Bit 8 in $V5 = 1$ ). This bit position is cleared on a microprocessor read cycle. If the alarm is active, this bit position will re-latch.
-	3	A1RFI	<b>Port 1 A-side Drop Bus Remote Failure Indication:</b> A latched bit position which indicates an RFI alarm has been detected (Bit 4 in $V5 = 1$ ). This bit position is cleared on a microprocessor read cycle. If the alarm is active, this bit position will re-latch.
	2-0	A1 RX Label	<b>Port 1 A-side Drop Bus Received Signal Label:</b> The three bit positions correspond to the three signal label bits found in bits 5 through 7 in V5. These bits are updated each V5 time. Bit 2 corresponds to bit 7 in the V5 byte. These bits are also compared against the microprocessor-written mismatch signal label bits for a mismatch indication.

Address	Bit	Symbol	Description
14	7-4	A1PJ Count	<b>Port 1 A-side Drop Bus Positive Pointer Justification Counter:</b> A four bit counter that increments on a positive pointer movement. During a read cycle internal logic holds the count until the read cycle is complete, and then updates the counter. This counter is cleared on a reset pulse, when a 1 is written to the reset counter control bit (RESETC), or by a read cycle.
	3-0	A1NJ Count	<b>Port 1 A-side Drop Bus Negative Pointer Justification Counter:</b> A four bit counter that increments on a negative pointer movement. During a read cycle internal logic holds the count until the read cycle is complete, and then updates the counter. This counter is cleared on a reset pulse, when a 1 is written to the reset counter control bit (RESETC), or by a read cycle.
15	7-0	A1 RX O-bits	<b>Port 1 A-side Drop Bus Receive 0-bits:</b> The eight bits indicate the states of the eight overhead communication bits received in the VT/TU. Bits 3-0 correspond to bits 3-6 in the first justification control byte, while bits 7-4 correspond to bits 3-6 in the second justification control byte in the VT/TU format.
16	2-0	A1UPSL	<b>Port 1 A-side Drop Bus Microprocessor-Written Signal Label:</b> The three bit positions correspond to the three signal label bits found in bits 5 through 7 in V5. Bit 2 corresponds to bit 7 in the V5 byte. These bits are written by the microprocessor, and compared against the received signal label for a mismatch signal label alarm.

#### PORT 1 B-SIDE DROP BUS RECEIVE REGISTERS

Address	Bit	Symbol	Description
18	7-0	B1BIP2 Count	<b>Port 1 B-side Drop Bus BIP-2 Counter:</b> An 8-bit saturating counter which counts the number of BIP-2 errors detected in the receive direction. A maximum of two errors can be detected each frame. During a read cycle internal logic holds the incoming error count until the read cycle is complete, and then updates the counter. This counter is cleared on a reset pulse, when a 1 is written to the reset counter control bit (RESETC), or by a read cycle.
19	7-0	B1FEBE Count	<b>Port 1 B-side Drop Bus FEBE Counter:</b> An 8-bit saturating counter which counts the number of FEBE errors received (Bit 3 in $V5 = 1$ ). During a read cycle internal logic holds an incoming error count until the read cycle is complete, and then updates the counter. This counter is cleared on a reset pulse, when a 1 is written to the reset counter control bit (RESETC), or by a read cycle.



Address	Bit	Symbol	Description
1A	7	B1UNEQ	<b>Port 1 B-side Drop Bus Unequipped Indication:</b> A latched bit position which indicates an Unequipped status has been detected in the V5 signal label bits (Bits 5-7 in V5 = 0). This bit position is cleared on a microprocessor read cycle. If the alarm is active, this bit position will re-latch.
	6	B1SLER	<b>Port 1 B-side Drop Bus Signal Label Mismatch Indication:</b> A latched bit position which indicates that the receive signal label bits (Bits 5-7 in V5) did not match the microprocessor-written signal label. This bit position is cleared on a microprocessor read cycle. If the alarm is active, this bit position re-latches.
	3	B1NDF	<b>Port 1 B-side Drop Bus New Data Flag Indication:</b> A latched bit position which indicates a New Data Flag (1001) has been detected in the V1 pointer byte (Bits 1-4 in V1 are the inverse of the 0110). This bit position is cleared on a microprocessor read cycle. If the alarm is active, this bit position re-latches.
	0	TB1FE	<b>Port 1 Transmit B-side Add Bus FIFO Error:</b> A latched bit position which indicates that the B-side add bus FIFO has overflowed or underflowed. The FIFO will reset automatically. This bit position is cleared on a micro-processor read cycle. If the alarm is active, this bit position re-latches.
1B	7	B1AIS	<b>Port 1 B-side Drop Bus VT AIS Alarm:</b> A latched bit position which indicates a VT (TU) AIS has been detected. This bit position is cleared on a microprocessor read cycle. If the alarm is active, this bit position will relatch.
	6	B1LOP	<b>Port 1 B-side Drop Bus Loss Of Pointer Alarm:</b> A latched bit position which indicates a loss of pointer has been detected. This bit position is cleared on a microprocessor read cycle. If the alarm is active, this bit position will re-latch.
	5	B1SIZE	<b>Port 1 B-side Drop Bus Pointer Size Error Indication:</b> A latched bit position which indicates that the receive size indicator in the pointer (Bits 5 and 6 in the V1 pointer byte) does not = 11. This bit position is cleared on a microprocessor read cycle. If the alarm is active, this bit position will relatch.
	4	B1RDI	<b>Port 1 B-side Drop Bus Remote Defect Indication (FERF):</b> A latched bit position which indicates an RDI (FERF/Yellow) alarm has been detected (Bit 8 in $V5 = 1$ ). This bit position is cleared on a microprocessor read cycle. If the alarm is active, this bit position will re-latch.
-	3	B1RFI	<b>Port 1 B-side Drop Bus Remote Failure Indication:</b> A latched bit position which indicates an RFI alarm has been detected (Bit 4 in $V5 = 1$ ). This bit position is cleared on a microprocessor read cycle. If the alarm is active, this bit position will re-latch.
	2-0	B1 RX Label	<b>Port 1 B-side Drop Bus Received Signal Label:</b> The three bit positions correspond to the three signal label bits found in bits 5 through 7 in V5. These bits are updated each V5 time. Bit 2 corresponds to bit 7 in the V5 byte. These bits are also compared against the microprocessor-written mismatch signal label bits for a mismatch indication.



Address	Bit	Symbol	Description
1C	7-4	B1PJ Count	<b>Port 1 B-side Drop Bus Positive Pointer Justification Counter:</b> A four bit counter that increments on a positive pointer movement. During a read cycle internal logic holds an incoming count of 1 until the read cycle is complete, and then updates the counter. This counter is cleared on a reset pulse, when a 1 is written to the reset counter control bit (RESETC), or by a read cycle.
	3-0	B1NJ Count	<b>Port 1 B-side Drop Bus Negative Pointer Justification Counter:</b> A four bit counter that increments on a negative pointer movement. During a read cycle internal logic holds an incoming count of 1 until the read cycle is complete, and then updates the counter. This counter is cleared on a reset pulse, when a 1 is written to the reset counter control bit (RESETC), or by a read cycle.
1D	7-0	B1 RX O-bits	<b>Port 1 B-side Drop Bus Receive 0-bits:</b> The eight bits indicate the states of the eight overhead communication bits received in the VT. Bits 3-0 correspond to bits 3-6 in the first justification control byte, while bits 7-4 correspond to bits 3-6 in the second justification control byte in the VT/TU format.
1E	2-0	B1UPSL	<b>Port 1 B-side Drop Bus Microprocessor-Written Signal Label:</b> The three bit positions correspond to the three signal label bits found in bits 5 through 7 in V5. Bit 2 corresponds to bit 7 in the V5 byte. These bits are written by the microprocessor, and compared against the received signal label for a mismatch signal label alarm.



#### **B-SIDE DROP BUS STATUS REGISTERS**

Address	Bit	Symbol	Description
24	7	BDLOC	<b>B-side Drop Bus Loss Of Clock:</b> A latched bit position that indicates a loss of clock in the B-side drop bus has been detected. A loss of clock alarm causes a receive AIS for the duration of the alarm, and sets the likenamed add bus signals (data and PAR signal) to the high impedance state. The BADD indication signal becomes inactive for the duration of the alarm. This bit position is cleared on a microprocessor read cycle. If the alarm is active, this bit position will re-latch. The loss of clock alarm occurs when the input drop clock (BDCLK) is stuck high or low for 10 or more clock cycles. Recovery occurs on the first drop clock transition.
	2	B2DH4E	<b>B-side Drop Bus Port 2 Loss of H4 Indication:</b> A latched bit position that indicates that the anticipated received H4 multiframe sequence of 00, 01, 10, 11 has not been received properly. The ADMA-T1 will continue to operate in a free running mode, but will lock to a new H4 sequence after two consecutive sequences have been received properly. This bit position is cleared on a microprocessor read cycle. If the alarm is active, this bit position will re-latch.
	1	B1DH4E	<b>B-side Drop Bus Port 1 Loss of H4 Indication:</b> A latched bit position which indicates that the anticipated received H4 multiframe sequence of 00, 01, 10, 11 has not been received properly. The ADMA-T1 will continue to operate in a free running mode, but will lock to a new H4 sequence after two consecutive sequences have been received properly. This bit position is cleared on a microprocessor read cycle. If the alarm is active, this bit position will re-latch.
	0	BDPAR	<b>B-side Drop Bus Parity Error Detected:</b> A latched bit position which indicates that an odd parity error has been detected in the B-side drop bus signals. Even parity detection is provided by writing a 1 to the Drop Bus Parity Even (DPE) control bit. Other than an alarm indication, no other action is taken. This bit position is cleared on a microprocessor read cycle. If the alarm is active, this bit position will re-latch.

#### PORT 2 STATUS/TRANSMIT REGISTERS

Address	Bit	Symbol	Description
28	7-0	Port 2 Pointer Leak Rate Value	<b>Port 2 FIFO Leak Rate Register:</b> The count written into this location is used for the internal leak buffer, and represents the average leak rate. A count of one represents 8 frames, or 2 multiframes in the rate of occurrence of pointer movements from the number of counts read from positive/ negative stuff counters. A count of 0 is invalid, and no selection takes place.
29	7-0	Port 2 Coding Error Counter Low Order Byte	<b>Port 2 Transmit Coding Violation Counter:</b> Low order byte of a 16-bit saturating counter that counts the number of coding errors that have occurred in the AMI or B8ZS line codes. During a read cycle internal logic holds a count of 1 until the read cycle is complete, and then updates the counter. This counter is cleared on a reset pulse, when a 1 is written to the reset counter control bit (RESETC), or by a read cycle. This location must be read first before reading the high order byte.



Address	Bit	Symbol	Description
2A	2	R2FFE	<b>Port 2 Receive FIFO Error:</b> A latched bit position which indicates that the receive FIFO for port 2 has overflowed or underflowed. The FIFO will reset automatically. Other than an alarm indication, no other action will be taken. This bit position is cleared on a microprocessor read cycle. If the alarm is active, this bit position re-latches.
	1	T2LOCS	<b>Port 2 Transmit Loss Of T1 Clock or Signal:</b> A latched bit position which indicates that the Port 2 T1 clock or data signal has failed. This bit position is cleared on a microprocessor read cycle, but if either of the alarms is then active this bit position re-latches. Loss of clock occurs when the T1 input clock (TCl2) is stuck high or low for 10 or more clock cycles. Recovery occurs on the first T1 input clock transition. Loss of signal for the rail interface occurs when no TPl2 signal transitions occur in a period of 175 ± 75 consecutive pulse positions. Recovery occurs when there is an average pulse density of at least 12.5% over a period of 175 ± 75 contiguous pulse positions starting with the receipt of a detected pulse.
	0	T2AIS	<b>Port 2 Transmit AIS Detected:</b> A latched bit position which indicates that a T1 AIS (unframed all ones) has been detected in the Port 2 data. This bit position is cleared on a microprocessor read cycle. If the alarm is active, this bit position re-latches.
2B	7-0	Port 2 Coding Error Counter High Order Byte	<b>Port 2 Transmit Coding Violation Counter:</b> High order byte of an 16-bit saturating counter which counts the number of coding errors that have occurred in the AMI or B8ZS line codes. This counter is cleared on a reset pulse, when a 1 is written to the reset counter control bit (RESETC), or by a read cycle.
2D	7	T2VTAIS	<b>Port 2 Transmit VT/TU AIS:</b> A 1 causes a VT/TU AIS to be generated and transmitted. A VT/TU AIS consists of all ones in the entire VT, including bytes V1 through V4.
	6	T2FB2	<b>Port 2 Transmit BIP-2 Error Mask (Force BIP-2 Error):</b> A 1 causes bits 1 and 2 (BIP-2 value) in the transmitted V5 byte to be sent inverted from the calculated value continuously.
	5	T2FFB	<b>Port 2 Transmit Force FEBE Error:</b> A 1 causes bit 3 (FEBE) in the V5 byte to be transmitted inverted from its normally transmitted value.
	4	T2RDI	<b>Port 2 Transmit Remote Defect Indication (Yellow/FERF):</b> A 1 causes an RDI alarm to be transmitted (Bit 8 in $V5 = 1$ ).
	3	T2RFI	<b>Port 2 Transmit Remote Failure Indication:</b> A 1 causes an RFI alarm to be transmitted (Bit 4 in $V5 = 1$ ).
	2-0	A2 TX Label	<b>Port 2 Transmit Signal Label:</b> The three bit positions written by the processor correspond to bits 5 through 7 in the V5 byte. Bit 2 corresponds to bit 7 in the V5 byte.
2E	7-0	Port 2 Transmit O-bits	<b>Port 2 Transmit Overhead Communication Channel Bits:</b> Bits 3-0 correspond to bits 3-6 in the first justification control byte, while bits 7-4 correspond to bits 3-6 in the second justification control byte in the VT/TU format.

Address	Bit	Symbol	Fort 2 Receive A or B-side VT/TU Bus Selection: Determines the drop bus VT/TU selection. A 1 selects the B-side drop bus, and a 0 selects the A-side drop bus.         N2       Port 2 VT/TU Selection: Works in conjunction with the R2SEL control bit. The seven bit binary code written into this location selects the VT or TU that is to be dropped from the A or B-side drop bus. The binary value of 0 and a value above the range will not select a VT or TU. For example, the VT selection in an STS-3 format is given below:         Bit       6 5 4 3 2 1 0       STS-3 Mapping         0 0 0 0 0 0 0 1       STS-3 Mapping         0 0 1 1 1 0 1       STS-1#1, GP#1, VT#1 selected         0 1 1 1 0 0 1       STS-1#3, GP#7, VT#4 selected         1 0 1 0 1 0 1       No VT# selected, AIS generated         1 0 1 0 1 0 1       No VT# selected, AIS generated													
2F	7	R2SEL	bus VT/TU selection. A 1 selects the B-side drop bus, and a 0 selects the													
	6-0	VTN2	that is to be dropped from the A or B-side drop bus. The binary value of 0 and a value above the range will not select a VT or TU. For example, the VT selection in an STS-3 format is given below: Bit $\underline{6} \ \underline{5} \ \underline{4} \ \underline{3} \ \underline{2} \ \underline{1} \ \underline{0}$ STS-3 Mapping 0 0 0 0 0 0 0 0 No VT# selected, AIS generated 0 0 0 0 0 0 0 1 STS-1#1, GP#1, VT#1 selected 0 0 1 1 1 0 1 STS-1#2, GP#1, VT#1 selected 0 1 1 1 0 0 1 STS-1#3, GP#1, VT#1 selected 													

## PORT 2 A-SIDE DROP BUS RECEIVE REGISTERS

Address	Bit	Symbol	Description
30	7-0	A2BIP2 Count	<b>Port 2 A-side Drop Bus BIP-2 Counter:</b> An 8-bit saturating counter which counts the number of BIP-2 errors detected in the receive direction. A maximum of two errors can be detected each frame. During a read cycle internal logic holds the incoming error count until the read cycle is complete, and then updates the counter. This counter is cleared on a reset pulse, when a 1 is written to the reset counter control bit (RESETC), or by a read cycle.
31	7-0	A2FEBE Count	<b>Port 2 A-side Drop Bus FEBE Counter:</b> An 8-bit saturating counter which counts the number of FEBE errors received (Bit 3 in $V5 = 1$ ). During a read cycle internal logic holds an incoming error count until the read cycle is complete, and then updates the counter. This counter is cleared on a reset pulse, when a 1 is written to the reset counter control bit (RESETC), or by a read cycle.



Address	Bit	Symbol	Description
32	7	A2UNEQ	<b>Port 2 A-side Drop Bus Unequipped Indication:</b> A latched bit position which indicates an Unequipped status has been detected in the V5 signal label bits (Bits 2-0 in V5 = 0). This bit position is cleared on a microprocessor read cycle. If the alarm is active, this bit position will re-latch.
	6	A2SLER	<b>Port 2 A-side Drop Bus Signal Label Mismatch Indication:</b> A latched bit position which indicates that the receive signal label bits (Bits 2-0 in V5) did not match the microprocessor-written signal label. This bit position is cleared on a microprocessor read cycle. If the alarm is active, this bit position re-latches.
	3	A2NDF	<b>Port 2 A-side Drop Bus New Data Flag Indication:</b> A latched bit position which indicates a New Data Flag (1001) has been detected in the V1 pointer byte (Bits 1-4 in V1 are the inverse of the 0110). This bit position is cleared on a microprocessor read cycle. If the alarm is active, this bit position re-latches.
	0	TA2FE	<b>Port 2 Transmit A-side Add Bus FIFO Error:</b> A latched bit position which indicates that the A-side add bus FIFO has overflowed or underflowed. The FIFO will reset automatically. This bit position is cleared on a micro-processor read cycle. If the alarm is active, this bit position re-latches.
33	7	A2AIS	<b>Port 2 A-side Drop Bus VT AIS Alarm:</b> A latched bit position which indicates a VT (TU) AIS has been detected. This bit position is cleared on a microprocessor read cycle. If the alarm is active, this bit position will relatch.
	6	A2LOP	<b>Port 2 A-side Drop Bus Loss Of Pointer Alarm:</b> A latched bit position which indicates a loss of pointer has been detected. This bit position is cleared on a microprocessor read cycle. If the alarm is active, this bit position will re-latch.
	5	A2SIZE	<b>Port 2 A-side Drop Bus Pointer Size Error Indication:</b> A latched bit position which indicates that the receive size indicator in the pointer (Bits 5 and 6 in the V1 pointer byte) does not = 11. This bit position is cleared on a microprocessor read cycle. If the alarm is active, this bit position will relatch.
	4	A2RDI	<b>Port 2 A-side Drop Bus Remote Defect Indication (FERF):</b> A latched bit position which indicates an RDI (FERF/Yellow) alarm has been detected (Bit 8 in $V5 = 1$ ). This bit position is cleared on a microprocessor read cycle. If the alarm is active, this bit position will re-latch.
	3	A2RFI	<b>Port 2 A-side Drop Bus Remote Failure Indication:</b> A latched bit position which indicates an RFI alarm has been detected (Bit 4 in $V5 = 1$ ). This bit position is cleared on a microprocessor read cycle. If the alarm is active, this bit position will re-latch.
	2-0	A2 RX Label	<b>Port 2 A-side Drop Bus Received Signal Label:</b> The three bit positions correspond to the three signal label bits found in bits 5 through 7 in V5. These bits are updated each V5 time. Bit 2 corresponds to bit 7 in the V5 byte. These bits are also compared against the microprocessor written mismatch signal label bits for a mismatch indication.

Address	Bit	Symbol	Description
34	7-4	Port 2 A2PJ Count	<b>Port 2 A-side Drop Bus Positive Pointer Justification Counter:</b> A four bit counter that increments on a positive pointer movement. During a read cycle internal logic holds an incoming count of 1 until the read cycle is complete, and then updates the counter. This counter is cleared on a reset pulse, when a 1 is written to the reset counter control bit (RESETC), or by a read cycle.
	3-0	Port 2 A2NJ Count	<b>Port 2 A-side Drop Bus Negative Pointer Justification Counter:</b> A four bit counter that increments on a negative pointer movement. During a read cycle internal logic holds an incoming count of 1 until the read cycle is complete, and then updates the counter. This counter is cleared on a reset pulse, when a 1 is written to the reset counter control bit (RESETC), or by a read cycle.
35	7-0	A2 RX O-bits	<b>Port 2 A-side Drop Bus Receive 0-bits:</b> The eight bits indicate the states of the eight overhead communication bits received in the VT/TU. Bits 3-0 correspond to bits 3-6 in the first justification control byte, while bits 7-4 correspond to bits 3-6 in the second justification control byte in the VT/TU format.
36	2-0	A2UPSL	<b>Port 2 A-side Drop Bus Microprocessor-Written Signal Label:</b> The three bit positions correspond to the three signal label bits found in bits 5 through 7 in V5. Bit 2 corresponds to bit 7 in the V5 byte. These bits are written by the microprocessor, and compared against the received signal label for a mismatch signal label alarm.

### PORT 2 B-SIDE DROP BUS RECEIVE REGISTERS

Address	Bit	Symbol	Description
38	7-0	B2BIP2 Count	<b>Port 2 B-side Drop Bus BIP-2 Counter:</b> An 8-bit saturating counter which counts the number of BIP-2 errors detected in the receive direction. A maximum of two errors can be detected each frame. During a read cycle internal logic holds the incoming error count until the read cycle is complete, and then updates the counter. This counter is cleared on a reset pulse, when a 1 is written to the reset counter control bit (RESETC), or by a read cycle.
39	7-0	B2FEBE Count	<b>Port 2 B-side Drop Bus FEBE Counter:</b> An 8-bit saturating counter which counts the number of FEBE errors received (Bit 3 in $V5 = 1$ ). During a read cycle internal logic holds an incoming error count until the read cycle is complete, and then updates the counter. This counter is cleared on a reset pulse, when a 1 is written to the reset counter control bit (RESETC), or by a read cycle.



Address	Bit	Symbol	Description
3A	7	B2UNEQ	<b>Port 2 B-side Drop Bus Unequipped Indication:</b> A latched bit position which indicates an Unequipped status has been detected in the V5 signal label bits (Bits 2-0 in V5 = 0). This bit position is cleared on a microprocessor read cycle. If the alarm is active, this bit position will re-latch.
	6	B2SLER	<b>Port 2 B-side Drop Bus Signal Label Mismatch Indication:</b> A latched bit position which indicates that the receive signal label bits (Bits 2-0 in V5) did not match the microprocessor-written signal label. This bit position is cleared on a microprocessor read cycle. If the alarm is active, this bit position re-latches.
	3	B2NDF	<b>Port 2 B-side Drop Bus New Data Flag Indication:</b> A latched bit position which indicates a New Data Flag (1001) has been detected in the V1 pointer byte (Bits 1-4 in V1 are the inverse of the 0110). This bit position is cleared on a microprocessor read cycle. If the alarm is active, this bit position re-latches.
	0	TB2FE	<b>Port 2 Transmit B-side Add Bus FIFO Error:</b> A latched bit position which indicates that the B-side add bus FIFO has overflowed or underflowed. The FIFO will reset automatically. This bit position is cleared on a micro-processor read cycle. If the alarm is active, this bit position re-latches.
3B	7	B2AIS	<b>Port 2 B-side Drop Bus VT AIS Alarm:</b> A latched bit position which indicates a VT (TU) AIS has been detected. This bit position is cleared on a microprocessor read cycle. If the alarm is active, this bit position will relatch.
	6	B2LOP	<b>Port 2 B-side Drop Bus Loss Of Pointer Alarm:</b> A latched bit position which indicates a loss of pointer has been detected. This bit position is cleared on a microprocessor read cycle. If the alarm is active, this bit position will re-latch.
	5	B2SIZE	<b>Port 2 B-side Drop Bus Pointer Size Error Indication:</b> A latched bit position which indicates that the receive size indicator in the pointer (Bits 5 and 6 in the V1 pointer byte) does not = 11. This bit position is cleared on a microprocessor read cycle. If the alarm is active, this bit position will relatch.
	4	B2RDI	<b>Port 2 B-side Drop Bus Remote Defect Indication (FERF):</b> A latched bit position which indicates an RDI (FERF/Yellow) alarm has been detected (Bit 8 in $V5 = 1$ ). This bit position is cleared on a microprocessor read cycle. If the alarm is active, this bit position will re-latch.
	3	B2RFI	<b>Port 2 B-side Drop Bus Remote Failure Indication:</b> A latched bit position which indicates an RFI alarm has been detected (Bit 4 in $V5 = 1$ ). This bit position is cleared on a microprocessor read cycle. If the alarm is active, this bit position will re-latch.
	2-0	B2 RX Label	<b>Port 2 B-side Drop Bus Received Signal Label:</b> The three bit positions correspond to the three signal label bits found in bits 5 through 7 in V5. These bits are updated each V5 time. Bit 2 corresponds to bit 7 in the V5 byte. These bits are also compared against the microprocessor-written mismatch signal label bits for a mismatch indication.




Address	Bit	Symbol	Description
3C	7-4	B2PJ Count	<b>Port 2 B-side Drop Bus Positive Pointer Justification Counter:</b> A four bit counter that increments on a positive pointer movement. During a read cycle internal logic holds an incoming count of 1 until the read cycle is complete, and then updates the counter. This counter is cleared on a reset pulse, when a 1 is written to the reset counter control bit (RESETC), or by a read cycle.
	3-0	B2NJ Count	<b>Port 2 B-side Drop Bus Negative Pointer Justification Counter:</b> A four bit counter that increments on a negative pointer movement. During a read cycle internal logic holds an incoming count of 1 until the read cycle is complete, and then updates the counter. This counter is cleared on a reset pulse, when a 1 is written to the reset counter control bit (RESETC), or by a read cycle.
3D	7-0	B2 RX O-bits	<b>Port 2 B-side Drop Bus Receive 0-bits:</b> The eight bits indicate the states of the eight overhead communication bits received in the VT. Bits 3-0 correspond to bits 3-6 in the first justification control byte, while bits 7-4 correspond to bits 3-6 in the second justification control byte in the VT/TU format.
3E	2-0	B2UPSL	<b>Port 2 B-side Drop Bus Microprocessor-Written Signal Label:</b> The three bit positions correspond to the three signal label bits found in bits 5 through 7 in V5. Bit 2 corresponds to bit 7 in the V5 byte. These bits are written by the microprocessor, and compared against the received signal label for a mismatch signal label alarm.



## MULTIPLEX FORMAT AND MAPPING INFORMATION

#### STS-1 VT1.5 (1.544 Mbit/s) Multiplex Format

The following diagram and table illustrate the mapping of the 28 VT1.5s into a STS-1 SPE. Column 1 is assigned to carry the path overhead bytes.



TRANT X



# STS-1 Mapping


			0F & 2	2F Reg	gisters		VT1.5	
VT#	6	5	4	3	2	1	0	Column Numbers*
	0	0	0	0	0	0	0	No VT Selected
1	0	0	0	0	0	0	1	26 <b>0</b> 1,
2	0	0	0	0	0	1	0	36 <b>3</b> 2,
3	0	0	0	0	0	1	1	46 <b>2</b> 3,
4	0	0	0	0	1	0	0	56 <b>3</b> 4,
5	0	0	0	0	1	0	1	66 <b>3</b> 5,
6	0	0	0	0	1	1	0	76 <b>5</b> 6,
7	0	0	0	0	1	1	1	86 <b>8</b> 7,
8	0	0	0	1	0	0	0	96 <b>3</b> 8,
9	0	0	0	1	0	0	1	10, 39, 68
10	0	0	0	1	0	1	0	11, 40, 69
11	0	0	0	1	0	1	1	12, 41, 70
12	0	0	0	1	1	0	0	13, 42, 71
13	0	0	0	1	1	0	1	14, 43, 72
14	0	0	0	1	1	1	0	15, 44, 73
15	0	0	0	1	1	1	1	16, 45, 74
16	0	0	1	0	0	0	0	17, 46, 75
17	0	0	1	0	0	0	1	18, 47, 76
18	0	0	1	0	0	1	0	19, 48, 77
19	0	0	1	0	0	1	1	20, 49, 78
20	0	0	1	0	1	0	0	21, 50, 79
21	0	0	1	0	1	0	1	22, 51, 80
22	0	0	1	0	1	1	0	23, 52, 81
23	0	0	1	0	1	1	1	24, 53, 82
24	0	0	1	1	0	0	0	25, 54, 83
25	0	0	1	1	0	0	1	26, 55, 84
26	0	0	1	1	0	1	0	27, 56, 85
27	0	0	1	1	0	1	1	28, 57, 86
28	0	0	1	1	1	0	0	29, 58, 87

\* Note: Columns 30 and 59 carry fixed Stuff bytes. Column 1 is assigned for the POH bytes.



### STS-3/AU-3 VT1.5/TU-11 (1.544 Mbit/s) Multiplex Format Mapping

The following diagram and table illustrate the mapping of the VT1.5/TU-11s into a STS-3/AU-3 SPE. Each STS-3 carries three STS-1s. Column 1 in each STS-1/AU-3 is assigned to carry the path overhead bytes.





## STS-3 AU-3 Mapping


VT								VT									VT/T	VT			-	&				VT/TU						
TU							~		Colun		TU				-					Colun		TU				gis			~	Column Numbers*		
#					2				lumbe	ers	#	6	5	4	3	2	1			lumbe		#	6	5	4	3	2	1	0	N	umbe	ers^
	0	0	0	0	0	0	0											N	lo T		lected											
1	0	0	-	0	0	0	1	4	91	178	29	0	0	1	1	1	0	1	5	92	179		0	1	1	1	0	0	1	6	93	180
2	0	0	0	0	0	1	0	7	94	181	30	0	0	1	1	1	1	0	8	95	182	58	0	1	1	1	0	1	0	9	96	183
3	0	0	0	0	0	1	1	10	97	184	31	0	0	1	1	1	1	1	11	98	185	59	0	1	1	1	0	1	1	12	99	186
4	0	0	0	0	1	0	0	13	100	187	32	0	1	0	0	0	0	0	14	101	188	60	0	1	1	1	1	0	0	15	102	189
5	0	0	0	0	1	0	1	16	103	190	33	0	1	0	0	0	0	1	17	104	191	61	0	1	1	1	1	0	1	18	105	192
6	0	0	0	0	1	1	0	19	106	193	34	0	1	0	0	0	1	0	20	107	194	62	0	1	1	1	1	1	0	21	108	195
7	0	0	0	0	1	1	1	22	109	196	35	0	1	0	0	0	1	1	23	110	197	63	0	1	1	1	1	1	1	24	111	198
8	0	0	0	1	0	0	0	25	112	199	36	0	1	0	0	1	0	0	26	113	200	64	1	0	0	0	0	0	0	27	114	201
9	0	0	0	1	0	0	1	28	115	202	37	0	1	0	0	1	0	1	29	116	203	65	1	0	0	0	0	0	1	30	117	204
10	0	0	0	1	0	1	0	31	118	205	38	0	1	0	0	1	1	0	32	119	206	66	1	0	0	0	0	1	0	33	120	207
11	0	0	0	1	0	1	1	34	121	208	39	0	1	0	0	1	1	1	35	122	209	67	1	0	0	0	0	1	1	36	123	210
12	0	0	0	1	1	0	0	37	124	211	40	0	1	0	1	0	0	0	38	125	212	68	1	0	0	0	1	0	0	39	126	213
13	0	0	0	1	1	0	1	40	127	214	41	0	1	0	1	0	0	1	41	128	215	69	1	0	0	0	1	0	1	42	129	216
14	0	0	0	1	1	1	0	43	130	217	42	0	1	0	1	0	1	0	44	131	218	70	1	0	0	0	1	1	0	45	132	219
15	0	0	0	1	1	1	1	46	133	220	43	0	1	0	1	0	1	1	47	134	221	71	1	0	0	0	1	1	1	48	135	222
16	0	0	1	0	0	0	0	49	136	223	44	0	1	0	1	1	0	0	50	137	224	72	1	0	0	1	0	0	0	51	138	225
17	0	0	1	0	0	0	1	52	139	226	45	0	1	0	1	1	0	1	53	140	227	73	1	0	0	1	0	0	1	54	141	228
18	0	0	1	0	0	1	0	55	142	229	46	0	1	0	1	1	1	0	56	143	230	74	1	0	0	1	0	1	0	57	144	231
19	0	0	1	0	0	1	1	58	145	232	47	0	1	0	1	1	1	1	59	146	233	75	1	0	0	1	0	1	1	60	147	234
20	0	0	1	0	1	0	0	61	148	235	48	0	1	1	0	0	0	0	62	149	236	76	1	0	0	1	1	0	0	63	150	237
21	0	0	1	0	1	0	1	64	151	238	49	0	1	1	0	0	0	1	65	152	239	77	1	0	0	1	1	0	1	66	153	240
22	0	0	1	0	1	1	0	67	154	241	50	0	1	1	0	0	1	0	68	155	242	78	1	0	0	1	1	1	0	69	156	243
23	0	0	1	0	1	1	1	70	157	244	51	0	1	1	0	0	1	1	71	158	245	79	1	0	0	1	1	1	1	72	159	246
24	0	0	1	1	0	0	0	73	160	247	52	0	1	1	0	1	0	0	74	161	248	80	1	0	1	0	0	0	0	75	162	249
25	0	0	1	1	0			76	163	250	53	0	1	1	0	1	0	1	77	164	251	81	1	0	1	0	0	0	1	78	165	252
26	0	0	1	1	0	1	0	79	166	253	54	0	1	1	0	1	1	0	80	167	254	82	1	0	1	0	0	1	0	81	168	255
27	0	0	1	1	0	1	1	82	169	256	55	0	1	1	0	1	1	1	83	170	257	83	1	0	1	0	0	1	1	84	171	258
28	0	0	1	1	1	0	0	85	172	259	56	0	1	1	1	0	0	0	86	173	260	84	0	0	1	0	1	0	0	87	174	261
L	STS-1 #1, AU-3 A												ç	ST	S-′	1 #	2,	Αl	J-3 I	В	1			Ş	ST	S-′	1 #	3,	Αl	J-3 (	С	

\* Note: Columns 88, 89, 90, 175, 176, 177 are fixed stuff.

TRAI "GLI"®

## TU-11 - VC-4 Multiplex Format Mapping

The following diagram and table illustrate the mapping of TU-11s into a VC-4. The ADMA-T1 provides control bits for enabling the Null Pointer Indicators (NPIs) for the columns indicated.






TU-11 - V0	C-4 Multiplex	Format	Mapping
------------	---------------	--------	---------

	0F & 2F J Registers								VC-4					0F					VC-4						0F					VC-4			
TU #	6		eو 4	-			0		Colurr Iumbe		TU #	6		Reg 4	-			0		Colun Iumbe		TU #	6	F 5	Re(				Δ		Colurr Iumbe		
#									aunibe	515	#	0	5	4	5		1						0	5	4	3	2	-	0		umbe	=15	
			0					10	0.4	470			~				~			U Se							~	~		40	00	100	
1			0					10	94 07	178		-	0	1	1	1			11	95 00	179		ľ	1	1		0	-		12	96	180	
2			0				0		97	181	30		0	1	1	1	1	0	14	98	182	58	0	1	1	1	0	1	0		99	183	
3		0		-	0			16	100	184	31	-	0	1	1	1	1	1	17	101	185	59	0	1	1	1	0	1		-	102	186	
4	-	0	-	0				19 22	103	187	32 33	0		0	0	0			20	104	188	60	0	1	1	1	1	0		21	105	189	
5	-	0	-	-	1				106	190 193		0		0	0	0			23	107	191	61	0	1	1	1	1	0		24	108	192	
6	-	0	-	0	1	1		25 28	109 112	193 196	34 35	0	1	0	0	0	1		26 29	110 113	194 197	62 63	0	1	1	1	1	1		27 30	111	195 198	
7	-	0 0	-	0 1	1	1		20 31	112	196 199	35	0	1	0 0	0 0	0 1	1 0		29 32	113	200	64	0	1 0	і 0	1	1	1	1	33	114 117	201	
9	-	0	-	י 1	0			34	118	202	37	0	י 1	-	0	1	0			119	200	65	1	0	-					36	120	201	
10	-	0	-	1 1				37	121	202	38	0		0	0	1 1	1	י 0	35 38	122	203	66	1	0	0	0	0			39	120	204 207	
11	-	0	-	1	0			40	121	205	39	0		0	0	1	1		30 41	122	200	67	1	0	0	-	0	-			123	207	
12		0		י 1	-			40	124	200	40	0	1	0	1	0	•		41	125	209	68	1	0	0	Ŭ	1			42	120	210	
13	-	0	-	1	1			46	130	211	40	0	•	0	1	0	-	-	44	120	212	69	1	0	0	0	1	0		43	132	215	
14	-	0	-	1	1	1		49	133	217	42	0		0	1	0	1	0	<del>-</del> 77	134	213	70	1	0	0	0	1	1		51	135	219	
15	-	0	-	1	1			52	136	220	43	0		0	1	0	1	-		137	221	71	1	0	0	0	1	1		54	138	222	
16	-	-	1	-	-			55	139	223	44	0	1	0	1	1	-		56	140	224	72		0	0	1	-	-		57	141	225	
17		0	-	0	0			58	142	226	45	0	•	-	1	1				143	227	73	1	0	0	1	-			60	144	228	
18	-	0	-	0				61	145	229	46		1	0	1	1	1		62	146	230	74	1	0	0	1		1		63	147	231	
19	0		1	0	0			64	148	232	47	0		0	1	1	1		65	149	233	75	1	0	0	1	0	-		66	150	234	
20	0	0	1	0	1			67	151	235	48	0	1	1	0	0	0		68	152	236	76	1	0	0	1	1	0		69	153	237	
21	0	0	1	0	1			70	154	238	49	0	1	1	0	0			71	155	239	77	1	0	0	1	1	0		72	156	240	
22	0	0	1	0			0	73	157	241	50	0	1	1	0	0	1	0	74	158	242	78	1	0	0	1	1	1	0	75	159	243	
23	0	0	1	0	1	1		76	160	244	51	0	1	1	0	0	1	1	77	161	245	79	1	0	0	1	1	1	1	78	162	246	
24	0	0	1	1	0	0	0	79	163	247	52	0	1	1	0	1	0	0	80	164	248	80	1	0	1	0	0	0	0	81	165	249	
25	0	0	1	1	0	0	1	82	166	250	53	0	1	1	0	1	0	1	83	167	251	81	1	0	1	0	0	0	1	84	168	252	
26	0	0	1	1	0	1	0	85	169	253	54	0	1	1	0	1	1	0	86	170	254	82	1	0	1	0	0	1	0	87	171	255	
27	0	0	1	1	0			89	172	256	55	0	1	1	0	1	1	1	89	173	257	83	1	0	1	0	0	1	1	90	174	258	
28	0	0	1	1	1	0	0	91	175	259	56	0	1	1	1	0	0	0	92	176	260	84	0	0	1	0	1	0	0	93	177	261	
L	TUG-3 A									1	L			Т	U	G-3	3 E	3							Т	U	G-3	3 C	)				



# PACKAGE INFORMATION

The ADMA-T1 is available in an 84-pin plastic leaded chip carrier suitable for surface or socket mounting, as illustrated in Figure 10.



Note: All dimensions are shown in inches and are nominal unless otherwise indicated.

#### Figure 10. ADMA-T1 TXC-04001B 84-Pin Plastic Leaded Chip Carrier



## **ORDERING INFORMATION**

Part Number: TXC-04001-BIPL

84-pin plastic leaded chip carrier (PLCC)

## **RELATED PRODUCTS**

TXC-02201, SM3 VLSI Device (SONET STS-3/STS-1 Mux/Demux). This device multiplexes/ demultiplexes three STS-1s into/from an STS-3 signal, and interfaces with the SOT-1 device for the STS-1 signals.

TXC-02301B, SYN155 VLSI Device (155-Mbit/s Synchronizer, Data Output). Provides complete STS-3/STM-1 frame synchronization on incoming 155 Mbit/s signals in a single low power CMOS unit.

TXC-02302B, SYN155C VLSI Device (155-Mbit/s Synchronizer, Clock and Data Output). This device is similar to the SYN155. It has both clock and data outputs on the line side.

TXC-03001, SOT-1 VLSI Device (SONET STS-1 Overhead Terminator). In a single chip, it provides the SONET interface to any payload. Provides access to all of the transport and path overhead defined for an STS-1/STS-N SONET signal.

TXC-03003, SOT-3 VLSI Device (STM-1/STS-3/STS-3c Overhead Terminator). This device performs section, line, and path overhead processing for a STS-3/STS-3c/STM-1 signal. Compliant with ANSI and ITU-T standards.

TXC-04011, ADMA-T1P VLSI Device (Dual T1 1.544 Mbit/s to VT1.5 or TU-11 Async Mapper-Desync). Interconnects two T1 signals with any two asynchronous mode VT1.5 or TU-11 tributaries carried in SONET STS-1 or SDH AU-3 rate payload interface. This is a 'Plus' version of the ADMA-T1 device that supports the add bus timing mode in addition to the drop bus timing mode and is packaged in a 120-pin PQFP.

## STANDARDS DOCUMENTATION SOURCES

Telecommunication technical standards and reference documentation may be obtained from the following organizations:

ANSI (U.S.A.):

American National Standards Institute (ANSI) 11 West 42nd Street New York, New York 10036

Tel: 212-642-4900 Fax: 212-302-1286

Bellcore (U.S.A.):

Bellcore Attention - Customer Service 8 Corporate Place Piscataway, NJ 08854

Tel: 800-521-CORE (In U.S.A.) Tel: 908-699-5800 Fax: 908-336-2559

#### IEEE (U.S.A.)

The Institute of Electrical and Electronics Engineers, Inc. Customer Service Department 445 Hoes Lane P. O. Box 1331 Piscataway, NJ 08855-1331

Tel: 800-7014333 (In U.S.A.) Tel: 908-981-0060 Fax: 908-981-9667

ITU-TSS (International):

Publication Services of International Telecommunication Union (ITU) Telecommunication Standardization Sector (TSS) Place des Nations CH 1211 Geneve 20, Switzerland

Tel: 41-22-730-5285 Fax: 41-22-730-5991

### TTC (Japan):

TTC Standard Publishing Group of the Telecommunications Technology Committee 2nd Floor, Hamamatsucho - Suzuki Building, 1 2-11, Hamamatsu-cho, Minato-ku, Tokyo

Tel: 81-3-3432-1551 Fax: 81-3-3432-1553



# LIST OF DATA SHEET CHANGES

This change list identifies those areas within this updated ADMA-T1 Data Sheet that have technical differences relative to the previous and now superseded Data Sheet:

Updated ADMA-T1 TXC-04001B Data Sheet: Edition 1A, September 1995

Superseded ADMA-T1 TXC-04001B Data Sheet: Edition 1, October 1994

The page numbers indicated below of this updated data sheet include changes relative to the superseded data sheet.

Page Number of <u>Updated Data Sheet</u>	Summary of the Change
All	Changed edition number and date.
All	Deleted Product Preview.
1	Made minor changes to Features, Description, diagram and patent information.
2	Updated Table of Contents and added List of Figures.
3	Made minor clarifications to Figure 1.
3	Changed CCITT to ITU-T (all occurrences in Data Sheet)
6	TXC-04001B added to Figure 3.
6, 11	Changed Pin 68 from $\overline{RD}$ or $RD/\overline{WR}$ to $\overline{RD}$ and Pin 69 from $\overline{WR}$ or $D/\overline{A}$ to $\overline{WR}$ .
11	Made changes to Name/Function column for Pins 55-62, 68, 69 and 70.
11	Made changes to Name/Function column for UPAD(0-7) or D(0-7).
11	Name/Function column changed for EXTCK, specifying frequency accuracy require- ment and an additional function.
11	Name/Function column changed for RESET (FIFOs).
12	Continuous power dissipation row deleted from Absolute Maximum Ratings. Test conditions added for thermal resistance. Power Requirements table added.
13-14	Tables presented in order suggested by Section title.
15	Error corrected in sentence describing timing parameter measurement.
15-20	Parameter column of tables clarified for Figures 4 through 9, and order of rows changed in some Figures. Deleted Figures 10 and 11.
17	Note clarified in Figure 6 and $t_{OD(1)}$ , $t_{OD(2)}$ symbols interchanged.
18	Note clarified in Figure 7 and $t_{OD(1)}$ , $t_{OD(2)}$ symbols interchanged.
19	Missing $t_{H(2)}$ row added to table in Figure 8.

Trai R 3L)

identified as in the Memory

Page Number of <u>Updated Data Sheet</u>	Summary of the Change
21-23	Introductory text for Memory Map modified. All unused bit positions identifie 'Unused'. Some bit symbols modified to conform to the form shown in the M Map Descriptions section.
24	Note 1 added.
28	Symbol and description changed for PTALTE.
29-30	Made changes to Description column for ADLOC and T1LOCS.
31	Symbol changed from A1BIP-2 to A1BIP2.
32	Made changes to Description column for A1UNEQ and A1SLER.
33	Symbol changed from B1BIP-2 to B1BIP2.
34	Made changes to Description column for B1UNEQ and B1SLER.
36-37	Made changes to Description column for BDLOC and T2LOCS.
43-48	Sections combined. Introductory text for diagrams and diagrams modified.
49	Figure 12 modified, but with no changes in dimensions.

- 50 Made changes to Related Products section.
- 51 Standards Documentation Sources section updated.
- 52-53 List of Data Sheet Changes section added.
- 57 Documentation Update Registration Form added.

TRAN-

- NOTES -

- NOTES -

TranSwitch reserves the right to make changes to the product(s) or circuit(s) described herein without notice. No liability is assumed as a result of their use or application. TranSwitch assumes no liability for TranSwitch applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TranSwitch warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TranSwitch covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

PRELIMINARY information documents contain information on products in the sampling, preproduction or early production phases of the product life cycle. Characteristic data and other specifications are subject to change. Contact TranSwitch Applications Engineering for current information on this product.



# TranSwitch VLSI: Powering Communication Innovation

TranSwitch Corporation • 8 Progress Drive • Shelton, CT 06484 • USA • Tel: 203-929-8810 • Fax: 203-926-9453



## DOCUMENTATION UPDATE REGISTRATION FORM

If you would like be added to our database of customers who have registered to receive updated documentation for this device as it becomes available, please provide your name and address below, and fax or mail this page to Mary Koch at TranSwitch. Mary will ensure that relevant Product Information Sheets, Data Sheets, Application Notes and Technical Bulletins are sent to you.


Please print or type the information requested below, or attach a business card.

Name:	
Title:	
Company:	
Dept./Mailstop:	
Street:	
City/State/Zip:	
If located outside U.S.A., please add - Postal Cod	
Telephone:	Ext.:
Fax:	E-Mail:
Purchasing Dept. Location:	

Please describe briefly your intended application for this device, and indicate whether you would care to have a TranSwitch applications engineer contact you to provide assistance:

If you are also interested in receiving updated documentation for other TranSwitch device types, please list them below rather than submitting separate registration forms:

Please fax this page to Mary Koch at (203) 926-9453 or fold, tape and mail it (see other side)



# TranSwitch VLSI: Powering Communication Innovation

(Fold back on this line second, then tape closed, stamp and mail.)



TranSwitch Corporation Attention: Mary Koch 8 Progress Drive Shelton, CT 06484 U.S.A.

(Fold back on this line first.)

Please complete the registration form on this back cover sheet, and fax or mail it, if you wish to receive updated documentation on this TranSwitch product as it becomes available.