TENTATIVE

TOSHIBA ORIGINAL CMOS 8-BIT MICROCONTROLLER TLCS—870/X SERIES

TMP88CP38AN/AF , TMP88CM38AN/AF DATA BOOK

1st Edition (2000-11-07)

TOSHIBA CORPORATION

ROM corrective function <add note> 3-38-33

Note3: RAM area which is used for ROM correction circuit in TMP88CM/P38A can use address from 00140H to 0063FH, but RAM area which is used for ROM correction circuit in 0TP(TMP88PS38) can use address from 00140H to 0083FH. Therefore, when using ROM correction circuit in TMP88CM/P38A, load address for patch program code and jump vector must be changed after debugging a program by 0TP.

On-Screen Display (OSD) Circuit <add note>

1) 3-38A-136

Note: The contents of OSD control registers except PIDS, P67S to P64S are initialized in STOP mode. Then Clock generation for OSD display dose not stop. Clock generation for OSD display stop when ORCLKC register writes 00H data.

2) 3-38A-168

Note4: Clock generation for OSD display dose not stop in STOP mode. Clock generation for OSD display stop when ORCLKC register writes OOH data.

Amend The Contents

1) 3-38A-195

P62 (@ <u>csout</u>)	1/0	Initial "Hi-z" Disable	Tri-state I/0 R=1k Ω (typ.) High current output I_{Ω} =20mA (typ.)
<u>P62</u> , P63	1/0	Initial "Hi-z" Disable	Sink open drain output High current output $I_{\alpha}=20\text{mA}$ (typ.)

CMOS 8-Bit Microcontroller

TMP88CM38AN/F, TMP88CP38AN/F

The TMP88CM38A/P38A are the high speed and high performance 8-bit single chip microcomputers. This MCU contain CPU core, ROM, RAM, input / output ports, four Multi-function timer / counters, serial bus interface, on-screen display, PWM output, 8-bit AD converter, and remote control signal preprocessor on chip.

	ORDANIA SECURIO DE PARTICIO DE LA COMPANSIA DE	***************************************		
Part No.	ROM	RAM	Package	OTP MCU
TMP88CP38AN	48 Kh		P-SDIP42-600-1.78	TMP88PS38N
TMP88CP38AF	48 Kbytes	4.5105	P-QFP44-1414-0.80D	TMP88PS38F
TMP88CM38AN	22 1/1- +	1.5 Kbytes	P-SDIP42-600-1.78	TMP88PS38N
TMP88CM38AF	32 Kbytes		P-OFP44-1414-0.80D	TMP88PS38F

Features

- 8-bit single chip microcomputer TLCS-870/X Series
- lacktriangle Instruction execution time: 0.25 μ s (at 16 MHz)
- 842 basic instructions
 - Multiplication and Division (8 bits X 8 bits, 16 bits X 8 bits, 16 bits / 8 bits)
 - Bit manipulations (Set/Clear/Complement/Move/Test/Exclusive or)
 - 16-bit data and 20-bit data operations
 - 1-byte jump/subroutine-call(Short relative jump/Vector call)
- I/O Ports: Maximum 33 (High current output: 4)
- 16 interrupt sources: External 5, Internal 11
 - All sources have independent latches each, and nested interrupt control is available.
 - Edge-selectable external interrupts with noise reject
 - High-speed task switching by register bank changeover
- ▶ ROM Corrective Function
- Two 16-bit Timer / Counters: TC1, TC2
 - Timer, Event-counter, Pulse width measurement, External trigger timer, Window modes
- Two 8-bit Timer / Counters: TC3, TC4.
 - Timer, Event counter, Capture (Pulse width/duty measurement) mode

- For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled
- Quality and Reliability Assurance / Handling Precautions. Quality and Reliability Assurance / Handling Precautions.

 TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.

 In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..

 The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or hodily injury


- quality and/or reliability or a malfunction or failure of which may cause loss of human life or hadily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's
- The products described in this document are subject to the foreign exchange and foreign trade laws.

 The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.



Purchase of TOSHIBA I² C components conveys a license under the Philips I² C Patent Rights to use these components in an I² C system, provided that the system conforms to the I² C Standard Specification as defined by Philips.

- ◆ Time Base Timer (Interrupt frequency: 0.95 Hz to 31250 Hz)
- Watchdog Timer
 - Interrupt sourse / reset output
- Serial Bus Interface
 - I²C bus, 8-bit SIO mode (Selectable two I/O channels)
- On-screen display circuit
 - Font ROM characters: 384 characters
 - Characters display: 32 columns X 12 lines
 - Composition: 16 X 18 dots
 - Size of character: 3 kinds (line by line)
 - Color of character: 8 or 15 kinds (character by character)
 - Variable display position: Horizontal 256 steps, Vertical 512 steps
 - Fringing, Smoothing, Slant, Underline, Blinking function
- Jitter Elimination
- Data slicer circuit 1ch
- ◆ DA conversion (Pulse Width Modulation) outputs
 - 14/12-bit resolution (2 channels)
 - 12-bit resolution (2 channels)
 - 7-bit resolution (6 channels)
- ◆ 8-bit successive approximate type AD converter with sample and hold
- ◆ Remote control signal preprocessor
- Two Power saving operating modes
 - STOP mode: Oscillation stops. Battery / Capacitor back-up. Port output hold/high-impedance.
 - IDLE mode: CPU stops, and Peripherals operate using high-frequency clock. Release by interrupts.
- ◆ Emulation POD: BM88CM38A/P38AN0A




Pin Function

Pin Name	['] I/O		nction	
P20 (ĪNT5/STOP)	I/O (Input)	1-bit input / output port with latch. When used as an input port, the latch must be set to "1".	External interrupt input 5 or STOP mode release signal input	
P35 (SDA0)	I/O (Input/Output)		I ² C bus serial data input / output 0	
P34 (SCL0)	I/O (Input/Output)		I ² C bus serial clock input / output 0	
P33 (TC4/VIN0)	I/O (Input)	6-bit programmable input / output port. Each bit of these ports can be individually configured as an input or an	Timer / Counter input 4 or Video signal Input 0	
P32 (VIN1 / CSIN)	I/O (Input)	output under software control. During reset, all bits are configured as inputs. When used as a serial bus interface	Video signal input 1 or Composite sync input	
P31 (INT4/TC3)	I/O (Input)	input / output, the latch must be set to "1".	External interrupt input 4 or Timer / Counter input 3	
P30 (INT3/RXIN)	I/O (Input)		External interrupt input 3 or Remote control signal preprocessor input	
P47 (PWM7)	I/O (Output)			
P46 (PWM6)	I/O (Output)	8-bit programmable input / output port.	7 his DA assessing (DMAA)	
P45 (PWM5)	I/O (Output)	Each bit of these ports can be	7-bit DA conversion (PWM) outputs	
P44 (PWM4)	I/O,(Output)	individually configured as an input or an output under software control. During		
P43 (PWM3)	I/O (Output)	reset, all bits are configured as inputs.	4011.00	
P42 (PWM2)	I/O (Output)	When used as a PWM output, the latch	12-bit DA conversion (PWM) outputs	
P41(PWM1)	I/O (Output)	must be set to "1".		
P40 (PWM0)	I/O (Output)	-	14/12-bit DA conversion (PWM) outputs	
P57 (I)	I/O (Output)		Translucent signal output	
P56 (KWU3/AIN3)	I/O (Input)			
P55 (KWU2/AIN2)	I/O (Input)		Key on wake-up inputs or AD converter analog inputs	
PS4 (KWU1/AIN1)	I/O (Input)			
P53 (KWU0/AIN0/TC1 /INT2/SCK1)	I/O (Input/Input/Input /Input/Output)	Each bit of these ports can be individually configured as an input or an output under software control. During	Key on wake-up input or AD converter analog input or Timer / counter input 1 or External interrupt input 2 or SIO serial clock input /output 1	
P52 (SDA1/SO1)	I/O (Input/Output /Output)	reset, all bits are configured as inputs. When used as a PWM output, a serial bus interface input / output, the latch	I ² C bus serial data Input / Output 1 or SIO serial data output 1	
P51 (PWM9/SCL1/SI1)	I/O (Output/input/ Output/input)	must be set to "1".	7-bit DA conversion (PWM) output or I ² C bus serial data input / Output 1 or SIO serial data input 1	
P50 (PWM8/TC2/INTO)	I/O (Output/Input /Input)		7-bit DA conversion (PWM) output or Timer / Counter input 2 or External interrupt input 0	
P67 (Y/BL)	I/O (Output)		Y or BL output	
P66 (B)	I/O (Output)	8-bit programmable input / output port.		
P65 (G)	I/O (Output)	(P67 to 64 : Tri-State, P63 to 60 : High current output) Each bit of these ports	R/G/B outputs	
P64 (R)	I/O (Output)	can be individually configured as an		
P63 (RIN)	I/O (Input)	input or an output under software	Rinput	
P62 (GIN/CSOUT)	I/O (Input/Output)	control. During reset, all bits are	G input or TEST Video Singal output	
P61 (KWU5/BIN/AIN5)	I/O (Input)	P67 as port, each bit of the P6 port data selection register (bit 7 to 4 in ORP65) must be set to "1".	Key on wake-up input 5 or B input or AD converter analog input 5	
P60 (KWU4/YBLIN/AIN4)	I/O (Input)	minust de set to 1 .	Key on wake-up input 4 or Y/BL input or AD converter analog input 4	

Pin Function

Pin Name	1/0	Function			
P71 (VD)	I/O (Input)	2-bit programmable input / output port. Each bit of these ports can be individually configured as an input or an			
P70 (HD)	I/O (Input)	output under software control. During reset, all bits are configured as inputs.			
XIN, XOUT	Input, Output	Resonator connecting pins. For inputting external clock, XIN is used and XOUT is opened.			
RESET	I/O ,	Reset signal input or watchdog timer output / address-trap-reset output / system- clock-rest output			
TEST	Input	Test pin for out-going test. Be tied to low.			
OVDD, OVSS	Power Supply	+ 5 V, 0 V (GND) for oscillator circuit			
VDD, VSS, VVSS	Power Supply	+ 5 V, 0 V (GND)			

Block Diagram



TOSHIBA TMP88CM38A/P38A

Operational Description

1. CPU Core Functions

The CPU core consists of a CPU, a system clock controller, and an interrupt controller.

This section provides a description of the CPU core, the program memory, the data memory, the external memory interface, and the reset circuit.

1.1 Memory Address Map

The TMP88CM38A/P38A memory consists of four blocks: ROM, RAM, SFR (Special Function Register), and DBR (Data Buffer Register). They are all mapped to a 1 Mbyte address space. Figure 1.1.1 shows the TMP88CM38A/P38A memory address map. There are 16 banks of the general-purpose register. The register banks are also assigned to the RAM address space.




Figure 1.1.1 Memory Address Maps

1.2 Program Memory (ROM)

The TMP88CM38A/P38A can address up to 1 Mbyte of external program memory space except the SFR area, the internal RAM, and the DBR area. In addition, the TMP88CM38A contains a 32-Kbyte program memory (mask ROM) at address from 04000H to 0BEFFH and FFF00H to FFFFFH. The TMP88CM38A contains a 48-Kbyte program memory (mask ROM) at address from 04000H to 0FEFFH and FFF00H to FFFFFH.

1.3 Data Memory (RAM)

The TMP88CM38A/P38A have a 1.5 Kbytes (addresses 00040_{H} to $006BF_{H}$) of data memory. General-purpose register banks (8 registers \times 16 banks) are also assigned to the 128 bytes of addresses 00040_{H} to $000BF_{H}$.

The general-purpuse registers are mapped in the RAM; therefore, do not clear RAM at the current bank addresses.

Example: Clears RAM to "00H" except the bank 0 (TMP88CM38A):

LD HL, 0048_H

; Sets start address to HL register pair ; Sets initial data (00_H) to A register

LD A, H LD BC, 0677_H

; Sets number of byte to BC register pair

SRAMCLR: LD (HL+), A

DEC BC

JRS F, SRAMCLR

Note: The data memory contents become unstable when the power supply is turned on; therefore, the data memory should be initialized by an initialization routine. Note that the general-purpose registers are mapped in the RAM; therefore, do not clear RAM at the current bank addresses.

1.4 System Clock Controller

The system clock controller consists of a clock generator, a timing generator, and a stand-by controller.




Figure 1.4.1 System Clock Controller

1.4.1 Clock Generator

The clock generator generates the basic clock which provides the system clocks supplied to the CPU core and peripheral hardware. It contains oscillation circuit: one for the high-frequency clock.

The high-frequency (fc) clock can be easily obtained by connecting a resonator between the XIN / XOUT pin, respectively. Clock input from an external oscillator is also possible. In this case, external clock is applied to the XIN / XTIN pin not connected. The TMP88CM38A/P38A is not provided an RC oscillation.




Figure 1.4.2 Examples of Resonator Connection

Note: Accurate Adjustment of the Oscillation Frequency:

Although hardware to externally and directly monitor the basic clock pulse is not provided, the oscillation frequency can be adjusted by making the program to output fixed frequency pulses to the port while disabling all interrupts and monitoring this pulse. With a system requiring adjustment of the oscillation frequency, the adjusting program must be created beforehand.

1.4.2 Timing Generator

The timing generator generates from the basic clock the various system clocks supplied to the CPU core and peripheral hardware. The timing generator provides the following functions:

- ① Generation of main system clock
- ② Generation of source clocks for time base timer
- ③ Generation of source clocks for watchdog timer
- Generation of internal source clocks for timer / counters TC1 TC4
- © Generation of warm-up clocks for releasing STOP mode
- 6 Generation of a clock for releasing reset output

(1) Configuration of Timing Generator

The timing generator consists of a 21-stage divider with a divided-by-3 prescaler, a main system clock generator, and machine cycle counters.

During reset and at releasing STOP mode, the prescaler and the divider are cleared to "0", however, the prescaler is not cleared.

An input clock to the 7th stage of the divider depends on the operating mode.

A divided-by-256 of high-frequency clock (fc/28) is input to the 7th stage of the divider.




Figure 1.4.3 Configuration of Timing Generator




Figure 1.4.4 DIVIDER Control Register




Figure 1.4.5 FC8 Control Register

(2) Machine Cycle

Instruction execution and peripheral hardware operation are synchronized with the main system clock. The minimum instruction execution unit is called a "machine cycle". There are a total of 10 different types of instructions for the TLCS-870/X Series: ranging from 1-cycle instructions which require one machine cycle for execution to 15-cycle instructions which require 15 machine cycles for execution.

A machine cycle consists of 4 states (\$0 to \$3), and each state consists of one main system clock.




Figure 1.4.6 Machine Cycle

1.4.3 Stand-by Controller

The stand-by controller starts and stops the switches the main system clock. These modes are controlled by the system control registers (SYSCR1, SYSCR2).

Figure 1.4.6 shows the operating mode transition diagram and Figure 1.4.7 shows the system control registers.

Single-clock mode

In the single-clock mode, the machine cycle time is 4/fc [s] (0.25 μ s at fc = 16 MHz).

① NORMAL mode In this mode, both the CPU core and on-chip peripherals operate using the high-frequency clock.

2 IDLE mode

In this mode, the internal oscillation circuit remains active. The CPU and the watchdog timer are halted; however, on-chip peripherals remain active (operate using the high-frequency clock). IDLE mode is started by setting IDLE bit in the system control register, 2 (SYSCR2), and IDLE1 mode is released to NORMAL mode by an interrupt request from on-chip peripherals or external interrupt inputs. When IMF (interrupt master enable flag) is "1" (interrupt enable), the execution will resume upon acceptance of the interrupt, and the operation will return to normal after the interrupt service is completed. When IMF is "0" (interrupt disable), the execution will resume with the instruction which follows IDLE mode start instruction.

③ STOP mode

In this mode, the internal oscillation circuit is turned off, causing all system operations to be halted. The internal status immediately prior to the halt is held with the lowest power consumption during this mode.

STOP mode is started by setting STOP bit in the system control register 1 (SYSCR1), and STOP mode is released by an input (either level-sensitive or edge-sensitive can be programmably selected) to the STOP pin. After the warming-up period is completed, the execution resumes with the next instruction which follows the STOP mode start instruction.




Figure 1.4.7 Operating Mode Transition Diagram




Figure 1.4.8 System Control Registers

1.4.4 Operating Mode Control

(1) STOP mode

STOP mode is controlled by the system control register 1 (SYSCR1) and the STOP pin input. The STOP pin is also used both as a port P20 and an INT5 (external interrupt input 5) pin. STOP mode is started by setting \$TOP (bit 7 in SYSCR1) to "1". During STOP mode, the following status is maintained.

- ① Oscillations are turned off, and all internal operations are halted.
- ② The data memory, registers and port output latches are all held in the status in effect before STOP mode was entered.
- 3 The prescaler and the divider of the timing generator are cleared to "0".
- The program counter holds the address of the instruction following the instruction which started the STOP mode.

STOP mode includes a level-sensitive release mode and an edge-sensitive release mode, either of which can be selected with RELM (bit 6 in SYSCR1).

a. Level-sensitive release mode (RELM = 1)

In this mode, STOP mode is released by setting the STOP pin high. This mode is used for capacitor back-up when the main power supply is cut off and long term battery back-up.

When the STOP pin input is high, executing an instruction which starts the STOP mode will not place in STOP mode but instead will immediately start the release sequence (warm-up). Thus, to start STOP mode in the level-sensitive release mode, it is necessary for the program to first confirm that the STOP pin input is low. The following method can be used for confirmation:

Using an external interrupt input INT5 (INT5 is a falling edge-sensitive input).

Exampl: Starting STOP mode with an INT5 interrupt.

PINT5: TEST (P2).0 To reject noise, the STOP mode does not start if **JRS** F, SINTS port P20 is at high Sets up the level-sensitive release mode. LD (SYSCR1), 01010000B SFT (SYSCR1).7 Starts STOP mode LDW (IL), 1110011101010111B ; IL_{12, 11, 7, 5, 3} ← 0 (Clears interrupt latches) SINT5: RETI




Figure 1.4.9 Level-sensitive Release Mode

b. Edge-sensitive release mode (RELM = 0)

In this mode, STOP mode is released by a rising edge of the STOP pin input. This is used in applications where a relatively short program is executed repeatedly at periodic intervals. This periodic signal (for example, a clock from a low-power consumption oscillator) is input to the STOP pin.

In the edge-sensitive release mode, STOP mode is started even when the STOP pin input is high.

Example: Starting STOP mode from NORMAL mode

LD (SYSCR1), 10010000B; Starts after specified to the edge-sensitive mode




Figure 1.4.10 Edge-sensitive Release Mode


STOP mode is released by the following sequence:

- ① When returning to NORMAL, clock oscillator is turned on.
- ② A warming-up period is inserted to allow oscillation time to stabilize. During warm-up, all internal operations remain halted. Two different warming-up times can be selected with WUT (bits 2 and 3 in SYSCR1) as determined by the resonator characteristics.
- When the warming-up time has elapsed, normal operation resumes with the instruction following the STOP mode start instruction (e.g. [SET (SYSCR1). 7]). The start is made after the divider of the timing generator is cleared to "0".

		Warming-up	Time [ms]				
WUT	Return to NORMAL mode						
	DV1C	K=0	DV1CK = 1 ¹				
00	3 × 216/fc	(12.29 m)	3 × 2 ¹⁷ /fc	(24.58 m)			
01	216/fc	(4.10 m)	217/fc	(8.20 m)			
10	3 × 214/fc	(3.07 m)	3 × 215/fc	(6.14 m)			
11	214/fc	(1.02 m)	2 ¹⁵ /fc	(2.05 m)			

Table 1.4.1 Warming-up Time Example

Note: The warming-up time is obtained by dividing the basic clock by the divider: therefore, the warming-up time may include a certain amount of error if there is any fluctuation of the oscillation frequency when STOP mode is released. Thus, the warming-up time must be considered an approximate value.



STOP mode can also be released by setting the RESET pin low, which immediately performs the normal reset operation.

Note: When STOP mode is released with a low hold voltage, the following cautions must be observed.

The power supply voltage must be at the operating voltage level before releasing STOP mode. The RESET pin input must also be high, rising together with the power supply voltage. In this case, if an external time constant circuit has been connected, the RESET pin input voltage will increase at a slower rate than the power supply voltage. At this time, there is a danger that a reset may occur if input voltage level of the RESET pin drops below the non-inverting high-level input voltage (hysteresis input).

(2) IDLE mode

IDLE mode is controlled by the system control register 2 and maskable interrupts. The following status is maintained during IDLE mode.

- ① Operation of the CPU and watchdog timer is halted. On-chip peripherals continue to operate.
- ② The data memory, CPU registers and port output latches are all held in the status in effect before IDLE mode was entered.
- The program counter holds the address of the instruction following the instruction which started IDLE mode.

Example: Starting IDLE mode.

SET (SYSCR2).4; IDLE \leftarrow 1

IDLE mode includes a normal release mode and an interrupt release mode. Selection is made with the interrupt master enable flag (IMF). Releasing the IDLE mode returns from IDLE to NORMAL.

a. Normal release mode (IMF = "0")

IDLE mode is released by any interrupt source enabled by the individual interrupt enable flag (EF) or an external interrupt 0 (INTO pin) request. Execution resumes with the instruction following the IDLE mode start instruction (e.g. [SET (SYSCR2).4]). Normally, IL (Interrupt Latch) of interrupt source to release IDLE mode must be cleared by load instructions.

which started IDLE mode.





Figure 1.4.12 IDLE Mode

b. Interrupt release mode (IMF = "1")

IDLE mode is released and interrupt processing is started by any interrupt source enabled with the individual interrupt enable flag (EF) or an external interrupt 0 (INTO pin) request. After the interrupt is processed, the execution resumes from the instruction following the instruction

Note: When a watchdog timer interrupt is generated immediately before the IDLE mode is started, the watchdog timer interrupt will be processed but IDLE mode will not be started.



IDLE mode can also be released by setting the $\overline{\text{RESET}}$ pin low, which immediately performs the reset operation. After reset, the TMP88CM38A/P38A is placed in NORMAL mode.


3-38A-19

1.5 Interrupt Controller

The TMP88CM38A/P38A has a total of 17 interrupt sources. Multiple interrupts with priorities are also possible. Two of the internal sources are pseudo non-maskable interrupts; the remainder are all maskable interrupts.

Table 1.5.1 Interrupt Sources

		Interrupt source	Enable condition	Interrupt latch	Vector table address	Priority
Internal / External	(Reset)		Non-Maskable		FFFFC _H	High 0
Internal	INTSW	(Software interrupt)	Pseudo		FFFF8 _H	1
Internal	INTWDT	(Watchdog timer interrupt)	non-maskable	IL ₂	FFFF4 _H	2
External	INT0	(External interrupt 0)	IMF • EF ₃ = 1, INT0EN = 1	IL ₃	FFFF0 _H	3
Internal	INTTC1	(16-bit TC1 interrupt)	IMF · EF ₄ = 1	IL4	FFFECH	4
External	INTKWU	(Key-On-Wake-Up)	IMF · EF ₅ = 1	IL ₅	FFFE8 _H	5
Internal	INTTBT	(Time base timer interrupt)	IMF · EF ₆ = 1	116	FFFE4 _H	6
External	INT2	(External interrupt 2)	IMF • EF ₇ = 1	IL ₇	FFFEO _H	7
Internal	INTTC3	(8-bit TC3 interrupt)	IMF · EF ₈ = 1	IL ₈	FFFDC _H	8
Internal	INTTSBI	(SBI interrupt)	IMF · EF ₉ = 1	lLg	FFFD8 _H	9
Internal	INTTC4	(8-bit TC4 interrupt)	IMF · EF ₁₀ = 1	1L ₁₀	FFFD4 _H	10
Internal	INT3	(External interrupt 3)	IMF • EF ₁₁ = 1	IL ₁₁	FFFD0 _H	11
Internal	INT4	(External interrupt 4)	IMF • EF ₁₂ = 1	IL ₁₂	FFFCC _H	12
Internal	INTADC	(AD Converter interrupt)	IMF · EF ₁₃ = 1	IL ₁₃	FFFC8 _H	13
Internal	INTTC2	(16-bit TC2 interrupt)	IMF · EF ₁₄ = 1	IL ₁₄	FFFC4 _H	14
External	INT5	(External interrupt 5)	IMF · EF ₁₅ = 1	IL ₁₅	FFFC0 _H	15
Internal	INTOSD	(OSD interrupt)	IMF · EF ₁₆ = 1	IL ₁₆	FFFBC _H	16
Internal	INTSLI	(Slicer interrupt)	IMF • EF ₁₇ = 1	IL ₁₇	FFFB8 _H	17
		reserved	IMF · EF ₁₈ = 1	IL ₁₈	FFFB4 _H	18
	****	reserved	IMF · EF ₁₉ = 1	IL ₁₉	FFFB0 _H	19
		reserved	IMF · EF ₂₀ = 1	IL ₂₀	FFFAC _H	20
***************************************		reserved	IMF · EF ₂₁ = 1	! IL ₂₁	FFFA8 _H	21
	***************************************	reserved	IMF · EF ₂₂ = 1	IL. 22	FFFA4 _H	22
		reserved	IMF · EF ₂₃ = 1	IL ₂₃	FFFA0 _H	23
		reserved	IMF · EF ₂₄ = 1	IL ₂₄	FFF9C _H	24
		reserved	IMF · EF ₂₅ = 1	IL ₂₅	FFF98 _H	25
		reserved	IMF · EF ₂₆ = 1	IL ₂₆	FFF94 _H	26
		reserved	IMF · EF ₂₇ = 1	IL ₂₇	FFF90 _H	27
	WWW.	reserved	IMF • EF ₂₈ = 1	IL ₂₈	FFF8C _H	28
		reserved	IMF • EF ₂₉ = 1	IL ₂₉	FFF88 _H	29
		reserved	IMF · EF ₃₀ = 1	IL ₃₀	FFF84 _H	30
		reserved	IMF · EF ₃₁ = 1	IL ₃₁	FFF80 _H	Low 31



TOSHIBA TMP88CM38A/P38A

Interrupt latches (IL) that hold the interrupt requests are provided for interrupt sources. Each interrupt vector is independent.

The interrupt latch is set to "1" when an interrupt request is generated, and requests the CPU to accept the interrupt. The acceptance of maskable interrupts can be selectively enabled and disabled by program using the interrupt master enable flag (IMF) and the individual interrupt enable flags (EF). When two or more interrupts are generated simultaneously, the interrupt is accepted in the highest priority order as determined by the hardware. Figure 1.5.1 shows the interrupt controller.

(1) Interrupt Latches (IL₃₁ to IL₂)

Interrupt latches are provided for each source, except for a software interrupt. The latch is set to "1" when an interrupt request is generated, and requests the CPU to accept the interrupt. The latch is cleared to "0" just after the interrupt is accepted. All interrupt latches are initialized to "0" during reset.

The interrupt latches are assigned to addresses 0003C_H, 0003D_H, 0002E_H and 0002F_H in the SFR. Except for IL₂, each latch can be cleared to "0" individually by an instruction; however, the readmodify-write instruction such as bit manipulation or operation instructions cannot be used. When interrupt occurred during order execution, the reason is because interrupt request is cleared. Thus, interrupt requests can be canceled and initialized by the program. Note that request the interrupt latches cannot be set to "1" by an instruction. For example, it may be that each latch is cleared even if an interrupt request is generated during instruction exection.

The contents of interrupt latches can be read out by an instruction. Therefore, testing interrupt request by software is possible.

Example 1: Clears interrupt latches

LDW (ILL), 11101000001111111B ; IL_{12} , IL_{10} to $IL_{6} \leftarrow 0$

Example 2: Reads interrupt latches

LD WA, (ILL) ; $W \leftarrow IL_H$, $A \leftarrow IL_L$

Example 3: Tests an interrupt latch

TEST (ILL). 7 ; if $IL_7 = 1$ then jump

IR F, SSFT

(2) Interrupt Enable Register (EIR)

The interrupt enable register (EIR) enables and disables the acceptance of interrupts, except for the pseudo non-maskable interrupts (software and watchdog timer interrupts). Pseudo non-maskable interrupts are accepted regardless of the contents of the EIR; however, the pseudo non-maskable interrupt cannot be nested more than once at the same time.

The EIR consists of an interrupt master enable flag (IMF) and the individual interrupt enable flags (EF). These registers are assigned to addresses 0003A_H, 0003B_H, 0002C_H and 0002D_H in the SFR, and can be read and written by an instruction (including read-modify-write instruction such as bit manipulation instructions).

Note: Do not use the read-modify-write instruction for the EIRL (address 0003AH) during pseudo non-maskable interrupt service task. If the read-modify-write instruction is used, the IMF is not set to "1" after RETN.

1 Interrupt Master enable Flag (IMF)

The interrupt master enable flag (IMF) enables and disables the acceptance of all maskable interrupts. Clearing this flag to "0" disables the acceptance of all maskable interrupts. Setting to "1" enables the acceptance of interrupts.

When an interrupt is accepted, this flag is cleared to "0" to temporarily disable the acceptance of other maskable interrupts. After execution of the interrupt service program, this flag is set to "1" by the maskable interrupt return instruction [RETI] to again enable the acceptance of interrupts. If an interrupt request has already been occurred, interrupt service starts immediately after execution of the [RETI] instruction.

Pseudo non-maskable interrupts are returned by the [RETN] instruction. In this case, the IMF is set to "1" only when pseudo non-maskable interrupt service is started with interrupt acceptance enabled (IMF = 1). Note that the IMF remains "0" when cleared by the interrupt service program.

The IMF is assigned to bit 0 at address 0003AH in the SFR, and can be read and written by an instruction. The IMF is normally set and cleared by the [EI] and [DI] instructions, and the IMF is initialized to "0" during reset.

② Individual interrupt Enable Flags (EF₁₇ to EF₃)

These flags enable and disable the acceptance of individual maskable interrupts, except for an external interrupt 0. Setting the corresponding bit of an individual interrupt enable flag to "1" enables acceptance of an interrupt, setting the bit to "0" disables acceptance.

Example 1: Sets EF for individual interrupt enable, and sets IMF to "1".

LD (EIRE), 00000001B ; EF₁₆ ← 1

LDW (EIRL), 1110100010100001B ; EF_{15} to EF_{13} , EF_{11} , EF_{7} , EF_{5} , $IMF \leftarrow 1$

Example 2: Sets an individual interrupt enable flag to "1".

SET (EIRH), 4

; EF₁₂ ← 1




Figure 1.5.2 Interrupt Latches (IL) and Interrupt Enable Registers (EIR)


1.5.1 Interrupt Sequence

An interrupt request is held until the interrupt is accepted or the interrupt latch is cleared to "0" by a reset or an instruction. Interrupt acceptance sequence requires 12 machine cycles (3 μ s at fc = 16 MHz in the NORMAL mode) after the completion of the current instruction execution. The interrupt service task terminates upon execution of an interrupt return instruction [RETI] (for maskable interrupts) or [RETN] (for pseudo non-maskable interrupts). Figure 1.5.3 shows the timing chart of interrupt acceptance processing.

(1) Interrupt acceptance Interrupt acceptance processing is as follows.

- ① The interrupt master enable flag (IMF) is cleared to "0" to temporarily disable the acceptance of any following maskable interrupts. When a non-maskable interrupt is accepted, the acceptance of any following interrupts is temporarily disabled.
- ② The interrupt latch (IL) for the interrupt source accepted is cleared to "0".
- ③ The contents of the program counter (PC) and the program status word (PSW) are saved (pushed) on the stack in sequence of PSW_H, PSW_L, PC_E, PC_H, PC_L. The stack pointer (SP) is decremented five times.
- The entry address of the interrupt service program is read from the vector table, and set to the program counter.
- © The RBS control code is read from the vector table. The lower 4-bit of this code is added to the RBS.
- © The instruction stored at the entry address of the interrupt service program is executed.

Example: Correspondence between vector table address for INTTBT and the entry address of the interrupt service program.



A maskable interrupt is not accepted until the IMF is set to "1" even if the maskable interrupt higher than the level of current servicing interrupt is occurred.

When nested interrupt service is necessary, the IMF is set to "1" in the interrupt service program. In this case, acceptable interrupt sources are selectively enabled by the individual interrupt enable flags.

Note: Do not use the read-modify-write instruction for the EIRL (address $0003A_H$) during pseudo non-maskable interrupt service task.




Figure 1.5.3 Timing Chart of Interrupt Acceptance and Interrupt Return Instruction

(2) Saving / Restoring general-purpose registers

During interrupt acceptance processing, the program counter (PC) and the program status word (PSW) are automatically saved on the stack, but not the accumulator and other registers. These registers are saved by the program if necessary. Also, when nesting multiple interrupt services, it is necessary to avoid using the same data memory area for saving registers.

The following method is used to save / restore the general-purpose registers.

① General-purpose register save / restore by automatic register bank changeover
The general-purpose registers can be saved at high-speed by switching to a register bank that is
not in use. Normally, the bank 0 is used for the main task and the banks 1 to 15 are assigned to
interrupt service tasks. To increase the efficiency of data memory utilization, the same bank is
assigned for interrupt sources which are not nested.

The switched bank is automatically restored by executing an interrupt return instruction [RETI] or [RETN]. Therefore, it is not necessary for a program to save the RBS.

```
Example: Register bank changeover

PINTxx: interrupt processing

RETI

VINTxx: DP PINTxx

DB 1 ; RBS ← RBS + 1
```

© General-purpose register save / restore by register bank changeover

The general-purpose registers can be saved at high-speed by switching to a register bank that is not in use. Normally, the bank 0 is used for the main tank and the banks 1 to 15 are assigned to interrupt service tasks.

```
Fxample: Register bank changeover

PINTxx: LD RBS, n

interrupt processing

RETI ; Restores bank and Returns

VINTxx: DP PINTxx ; Interrupt service routine entry address

DB 0
```




Figure 1.5.4 Saving / Restoring General-purpose Registers

③ General-purpose registers save / restore using push and pop instructions To save only a specific register, and when the same interrupt source occurs more than once, the general-purpose registers can be saved / restored using the push / pop instructions.


Example: Register save / restore using push and pop instructions

PINTxx: PUSH WA ; Save WA register pair

interrupt processing

POP WA Restore WA register pair

RETI Return



 General-purpose registers save / restore using data transfer instructions Data transfer Instruction can be used to save only a specific general-purpose register during processing of single interrupt.

Example: Saving / restoring a register using data transfer instructions

PINTxx: LD (GSAVA), A interrupt processing

; Save A register

LD A, (GSAVA)

; Restore A register

RETI

; Return

(3) Interrupt return

The interrupt return instructions [RETI] / [RETN] perform the following operations.

	[RETI] Maskable interrupt return		[RETN] Non-maskable interrupt return
1	The contents of the program counter and the program status word are restored from the stack.	1	The contents of the program counter and program status word are restored from the stack.
2	The stack pointer is incremented 5 times.	2	The stack pointer is incremented 5 times.
3	The interrupt master enable flag is set to "1".	3	The interrupt master enable flag is set to "1" only when a non-maskable interrupt is accepted in interrupt enable status. However, the interrupt master enable flag remains at "0" when so clear by an interrupt service program.
4	The interrupt nesting counter is decremented, and the interrupt nesting flag is changed.	4	The interrupt nesting counter is decremented, and the interrupt nesting flag is changed.

Interrupt requests are sampled during the final cycle of the instruction being executed. Thus, the next interrupt can be accepted immediately after the interrupt return instruction is executed.

Note: When the interrupt processing time is longer than the interrupt request generation time, the interrupt service task is performed but not the main task.

1.5.2 Software Interrupt (INTSW)

Executing the [SWI] instruction generates a software interrupt and immediately starts interrupt processing (INTSW is highest prioritized interrupt). However, if processing of a non-maskable interrupt is already underway, executing the SWI instruction will not generate a software interrupt but will result in the same operation as the [NOP] instruction.

Use the [SWI] instruction only for detection of the address error or for debugging.

Address error detection

FF_H is read if for some cause such as noise the CPU attempts to fetch an instruction from a non-existent memory address. Code FF_H is the SWI instruction, so a software interrupt is generated and an address error is detected. The address error detection range can be further expanded by writing FF_H to unused areas of the program memory. Address-trap reset is generated in case that an instruction is fetched from RAM, SFR or DBR areas.

② Debugging

Debugging efficiency can be increased by placing the SWI instruction at the software break point setting address.

1.5.3 External Interrupts

The TMP88CM38A/P38A each have five external interrupt inputs (INT0, INT2, INT3, INT4, and INT5). Three of these are equipped with digital noise rejection circuits (pulse inputs of less than a certain time are eliminated as noise). Edge selection is also possible with INT2, INT3 and INT4.

The INTO / P50 pin can be configured as either an external interrupt input pin or an input/output port, and is configured as an input port during reset.


Edge selection, noise rejection control except INT3 pin input and $\overline{\text{INT0}}$ / P50 pin function selection are performed by the external interrupt control register (EINTCR). Edge selecting and noise rejection control for INT3 pin input are preformed by the Remote control signal preprocessor control registers. (refer to the section of the Remote control signal preprocessor.) When INT0EN = 0, the IL₃ will not be set even if the falling edge of $\overline{\text{INT0}}$ pin input is detected.

Table 1.5.2 External Interrupts

Source	Pin	Secondary function pin	Enable conditions	Edge	Digital noise rejection
INTO	INTO	P50/TC2/ PWM8	IMF = 1, INT0EN = 1, EF ₃ = 1	falling edge	— (hysteresis input)
INT2	INT2	P53/TC1/ SCK1/AIN0 /KWU0	IMF · EF ₇ = 1	falling edge or rising edge	Pulses of less than 7/fc [s] are eliminated as noise. Pulses equal to or more than 24/fc [s] are regarded as signals.
INT3	INT3	. P30/RXIN	IMF · EF ₁₁ = 1	falling edge, rising edge or falling / rising edge	Refer to the section of the Remote control preprocessor
INT4	INT4	P31/TC3	IMF · EF ₁₂ = 1	falling edge or rising edge	Pulses of less than 7/fc [s] are eliminated as noise. Pulses of 24/fc [s] or more are considered to be signals.
INT5	INT5	P20/STOP	IMF · EF ₁₅ = 1	falling edge	— (hysteresis input)

Note 1: The noise rejection function is also affected for timer/counter input (TC1 pin).

Note 2: The pulse width (both "H" and "L" level) for input to the INTO and INT5 pins must be over 2 machine cycle.



Note 3: If a noiseless signal is input to the external interrupt pin in the NORMAL or IDLE mode, the maximum time from the edge of input signal until the IL is set is as follows:

- ① INT2,INT4 pins
- 25/fc [s]
- ② INT3 pin
- Refer to the section of the Remote control preprocessor.

Note 4: When high-impedance is specified for port output in stop mode, port input is forcibly fixed to low level internally. Thus, interrupt latches of external interrupt inputs except P20 (INTS/STOP) which are also used as ports may be set to "1". To specify high-impedance for port output in stop mode, first disable interrupt service (IMF = 0), activate stop mode. After releasing stop mode, clear interrupt latches using load instruction, then, enable interrupt service.




Figure 1.5.5 External Interrupt Control Register

1.6 Reset Circuit

The TMP88CM38A/P38A has four types of reset generation procedures: an external reset input, an address trap reset output, a watchdog timer reset output and a system clock reset output. Table 1.6.1 shows on-chip hardware initialization by reset action.

The malfunction reset output circuit such as watchdog timer reset, address trap reset and system clock reset is not initialized when power is turned on. The \overline{RESET} pin can output level "L" at the maximum 24/fc [s] (1.5 μ s at 16 MHz) when power is turned on

On-chip hardware		Initial value	On-chip hardware	Initial value	
Program counter (PC) Stack pointer (SP)		(FFFFE _H to FFFFC _H)			
		not initialized	Prescaler and Divider of timing		
General-purpose registers		not initialized	generator	0	
(W, A, B, C, D,	E, H, L)				
Register bank selector	(RBS)	0	NA/adalada a di mana	F1-1-	
Jump status flag	(JF)	1	Watchdog timer	Enable	
Zero flag (ZF) Carry flag (CF) Half carry flag (HF)		not initialized			
		not initialized			
		not initialized		Refer to I/O port	
Sign flag	(SF)	not initialized	Output latches of I/O ports	circuitry	
Overflow flag	(VF)	not initialized			
Interrupt master enable flag	(IMF)	0	1		
Interrupt individual enable flags (EF) Interrupt latches (IL)		0			
			Control registers	Refer to each of	
		0	1	control register	
_		_	RAM	Not initialized	

Table 1.6.1 Initializing Internal Status by Reset Action

1.6.1 External Reset Input

The RESET pin contains a Schmitt trigger (hysteresis) with an internal pull-up resistor.

When the RESET pin is held at "L" level for at least 3 machine cycles (12/fc [s]) with the power supply voltage within the operating voltage range and oscillation stable, a reset is applied and the internal state is initialized.

When the RESET pin input goes high, the reset operation is released and the program execution starts at the vector address stored at addresses FFFFC_H to FFFFE_H.




Figure 1.6.1 Reset Circuit

TOSHIBA TMP88CM38A/P38A

1.6.2 Address-Trap-Reset

If the CPU should start looping for some cause such as noise and an attempt be made to fetch an instruction from the on-chip RAM, DBR or the SFR area, address-trap-reset will be generated. Then, the RESET pin output will go low. The reset time is about 8/fc to 24/fc [s] (0.5 to 1.5 μ s at 16 MHz).




Figure 1.6.2 Address-Trap-Reset

1.6.3 Watchdog Timer Reset

Refer to Section "2.4 Watchdog Timer".

1.6.4 System-Clock-Reset

Clearing XEN (bits 7 in SYSCR2) to "0", clearing XEN to "0" when SYSCK = 0 stops system clock, and causes the microcomputer to deadlock. This can be prevented by automatically generating a reset signal whenever XEN = 0, XEN = SYSCK = 0 is detected to continue the oscillation. The, the RESET pin output goes low from high-impedance. The reset time is about 8/fc to 24/fc [s] (0.5 to 1.5 μ s at 16 MHz).

1.7 ROM Corrective Function

The ROM corrective function can patch the part (s) of on-chip ROM with some bugs.


The ROM corrective function have two modes. One is to replaced the instruction on a certain address in the ROM with the jump instruction to branch into the RAM area where the patched codes (Program Jump Mode). The other is to replace a bye or a word (2 or 3 byte) length data in the ROM with the patched data (Data Replacement Mode). When the ROM corrective function is enabled, the address-trap-reset is automatically disabled on the RAM area from 002C0H where the patched program is running.

Four independent location can be patched.

Note 1: When use ROM corrective circuit, it is necessary to contain a program which operates to load patched program and / or replacement data from external memory into an internal data RAM in an initial routine.

Note 2: The address of a instruction for IDLE mode can not be specificated as start address of corrective area.

Example:



1.7.1 Configuration




Figure 1.7.1 ROM Corrective Circuit

1.7.2 Control

The ROM corrective function is controlled by ROM corrective control register (ROMCCR) and ROM corrective data register (ROMCDR).




Figure 1.7.2 ROM Corrective Control Register, Status Register and ROM Corrective Data Register

(1) Enable and disable

The ROM corrective function is disabled after releasing reset. It is enabled after setting the data for one bank into ROMCDR. And the address-trap-reset is not generated when fetching an instruction from the RAM area except the address 002CO_H to 006BF_H.

After the ROM corrective function is enabled, it is neccesary to reset the micro controller in order to disable it.

(2) Data replacement mode

The ROM corrective function has the program jump mode and the data replacement mode. By setting CMx (x: 0 to 3) in ROMCCR, the data replacement mode is selected.

(3) The ROM corrective data register writing

The ROM corrective data register has four banks corresponding to four independent locations to patch. The write data counter (WDC) points each bank set. (Figure 1.7.2)




Figure 1.7.3 Banks and WDC Value of the Program Corrective Data Register

Whenever ROMCDR is written, WDC is incremented to indicate what data is writen via ROMCDR. During reset, WDC is intialized to "0".

- (1) The lower start address of the corrective area (8 bits)
- (2) The middle start address of the corrective area (8 bits)
- (3) The upper start address of the corrective area (4 bits)
- (4) The lower jump address / replacement data (8 bits)
- (5) The middle jump address / replacement data (8 bits)
- (6) The upper jump address (4 bits) / replacement data
 - Note 1: Corrective addresses must have over five addresses each other.
 - Note 2: The address of a instruction for IDLE mode can not be specificated as start address of corrective area.

1.7.3 Functions


The ROM corrective function can correct maximum four ROM areas with their corresponding four banks of ROM corrective registers. Either program jump mode or data replacement mode is selected for each bank by CM0 to CM3 respectively.

(1) Program jump mode

The program jump mode is to execute the program in the RAM area to correct the bug (s) in the ROM. The start address of ROM that should be patched and the jump vector pointing the RAM area are specified by ROMCDR. When the program is about to run on the code at this start address, the jump instruction is issued, the program branches into the RAM at the jump vector, and the subsequent program codes primarily loaded into this RAM area are excuted. After this patch program execution, the program must be returned to the ROM area by any of the jump instructions at the end of this RAM area. By doing these, the correction of the bug is completed. The program jump mode can be selected at CMn = 0 (n = 0 to 3 for each bank). The start address must point the 1 st byte of the instruction codes (Op-Code).

Example: There is bugs on the locations from $0C020_H$ to $0C085_H$

The corrective address, the jump vector, the program patch codes and other information to patch the ROM with the bugs must be read out from any of memory storage that holds them during initial program routine. CMn = 0 specifies the program jump mode. Subsequently, the patch program codes are loaded into RAM (00600_H to 006EF_H). The start address (0C020_H) of the ROM necessary to patch is written to the corrective ROM address registers, and the start address (00600_H) of the RAM area to patch is loaded onto the jump address registers. When the instruction at 0C020_H is fetched, the instruction to jump into 00600_H is unconditionally executed instead of the instruction at 0C020_H, and the subsequent patch program codes are executed. The jump instruction at the end of the patch program codes returns to the ROM at 0C086_H.



Note: Corrective address must be assigned to 1st byte of instruction codes on the program jump mode.

(2) Data replacement mode

The data replacement mode is to directly replace a single byte or word (2 or 3 byte) length data with the replacement data which are written via ROMCDR.


The program jump mode can work as the equivalent data replacement mode. However, when many instructions refer a certain data in the ROM which must be patched, the program jump mode consumes the same number of banks as that of the instructions referring this (these) data. ROM data replace mode reduces this kind of bank consumption.

Note: The instruction that gains access to an only byte is replaced to an only start byte.

By setting CMn to 1, the data replacement mode is selected. The start address of ROM data is set to the corrective ROM address, and two bytes replacement data is set to the patch data register via ROMCDR. The corrective address must point the constant data in the data replacement mode. It is impossible to replace opecode and operand in the data replacement mode.

Example:

The start address is set to $0C020_H$ as the location of the replaced data. Three bytes of the patch data are set 33_H for $0C020_H$, CC_H for $0C021_H$, 3CH for $0C022_H$.



- 1. At HL = 0C020_H, Executing LD A, (HL) loads 33_H in A. (Data replacement)
- 2. At HL = 0C021_H, Executing LD A, (HL) loads AA_H in A. (No data replacement)
- 3. At HL = 0C020_H, Executing LD WA, (HL) loads CC33_H in WA. (Data replacement)
- 4. At HL = 0C020_H, Executing LD IX, (HL) loads CCC33_H in IX. (Data replacement)
- Note 1: Corrective address must be assigned to constant data area on the data replacement mode. (Ope-code and Ope-rand can't be replaced by ROM correction circuit.)
- Note 2: Instructions which includes "(HL +)" or "(HL)" operation can't be replaced by ROM corrective circuit on the data replace ment mode.

2. On-Chip Peripheral Functions

2.1 Special Function Registers (SFR) and Data Buffer Registers (DBR)

The TLCS 870/X series uses the memory mapped I/O system and all peripheral control and data transfers are performed through the special function registers (SFR) and data buffer registers (DBR). The SFR are mapped to addresses 00000_H to 0003F_H, and DBR are mapped to address 00F80_H to 00FFF_H. Figure 2.1.1 shows the list of the TMP88CM38A/P38A SFRs and-DBRs.

Address	Read .	Write	Address	S Read	Write
00000 н	19791	ved	7 00020 н	SBISRA (SBI statusA)	SBICRA (SBI control registerA)
00001	reserved		00021	SBIDBR (SBI Data buffer)	
00002	- P2 pa	ort	00022	-	I ² CAR (I ² CBus address)
00003	P3 po	ort	00023	SBISRB (SBI statusB)	SBICRB (SBI control registerB)
00004			00024	_	ORDMA _t (OSD control)
00005	P5 pc	ort	00025	-	ORDMA _H (OSD control)
00006	P6 po	ort	00026	RCSR (TC3 status)	RCCR (TC3 control)
00007	P7 pc	ort	00027	-	PMPXCR (Port control)
80000	-	P5CR1 (P5 port I/O control1)	00028	-	PWMCR1A (PWM control1A)
00009		P7CR (P7 port I/O control)	00029	-	PWMCR1B (PWM control1B)
A0000	reser	ved	0002A	_	PWMDBR1 (PWMDBR1)
0000B	reser	ved	0002B	_	P3CR1 (P3 I/O control)
0000C	-	P4CR (P4 port I/O control)	0002C	EIR _E	<i>f</i>
0000D	_	P6CR (P6 port I/O control)	0002D	EIR _D	··· (Interrupt enable register) ·····
0000E	ADCCRA (AD converter controlA)		0002E	IL _E	
0000F	ADCCRB (AD	onverter controlB)	0002F	IL _D (Interrupt latch)	
00010	-	TC1DRA _L (Timer register 1A)	00030	CGCR (Divider control)	
00011	-	TC1DRA _H	00031	ADCDR1 (AD conversion result)
00012	T	TIDER (Timer register 18)	00032	ADCDR2 (AD conversion result)	
00013	TO	1DRB _H	00033	reserved	
00014	TC1CR	TC1 control)	00034	-	WDTCR1 / Watch-dog time
00015		TC2CR (TC2 control)	00035		WDTCR2 control
00016	-	TC2DR ₁ (Timer register 2)	00036	TBTCR (TB	T/TG control)
00017		TC2DR _H	00037	EINTCR (E	xternal interrupt control)
00018	TC3DRA (T	mer register 3A)	00038	SYSCR1	(c)
00019	TC3DRB (Timer register 3B)		00039	SYSCR2	··· (System control)
0001A		TC3CR (TC3 control)	0003A	EIR	··· (Interrupt enable register) ······
0001B	-	TC4DR (Timer register 4)	0003B	EIR _H	(interrupt enable register)
0001C		TC4CR (TC4 control)	0003C	IL _L	(1
0001D		(OSD control)	0003D	ILH	··· (Interrupt latch)
0001E	***************************	(OSD control)	0003E	PSW _L	··· (Program status word)·····
0001F	ORCRA _H	(OSD control)	0003F	PSW _H	(riogram status word)

(a) Special function registers

Note 1: Do not access reserved areas by the program.

Note 2: -; Cannot be accessed.

Note 3: Write-only registers and interrupt latches cannot use the read-modify-write instructions (bit manipulation instructions such as SET, CLR, etc. and logical operation instructions such as AND, OR, etc.).

Note 4: When defining address 0003 F_H with assembler symbols, use GRBS.

Address 0003E_H must be GPSW/GFLAG.

Figure 2.1.1 (a) SFR




Figure 2.1.1 (b) DBR

2.2 I/O Ports

The TMP88CM38A/P38A have 6 parallel input / output ports (33 pins) as follows:

	Primary Function	Secondary Functions	
Port P2	1 bit I/O port	External interrupt input, and STOP mode release signal input	
Port P3	6 bit I/O port	External interrupt input, remote control signal input, data slicer analog input, timer / counter input, serial bus interface input / output and data slicer input	
Port P4	8 bit I/O port	Pulse width modulation output	
Port P5	8 bit I/O port	Pulse width modulation output external interrupt input, timer / counter input, key-on wake-up input, serial bus interface input / output, analog input and I output from OSD circuitry.	
Port P6	8 bit I/O port	R, G, B and Y / BL output from OSD circuitry, R.G.B and Y / BL input, analog input, test video signal output and key-on wake-up input	
Port P7	2 bit I/O port	Horizontal synchronous pulse input and vertical synchronous pulse input to OSD circuitry	

Each output port contains a latch, which holds the output data. All input ports do not have latches, so the external input data should either be held externally until read or reading should be performed several times before processing. Figure 2.2.1 shows input / output timing examples.

External data is read from an I/O port in the S1 state of the read cycle during execution of the read instruction. This timing can not be recognized from outside, so that transient input such as chattering must be processed by the program. Output data changes in the S2 state of the write cycle during execution of the instruction which writes to an I/O port.




Figure 2.2.1 Input / Output Timing (Example)

When reading an I/O port except programmable I/O ports, whether the pin input data or the output latch contents are read depends on the instructions, as shown below:

- (1) Instructions that read the output latch contents
 - ① XCH r, (src)
 - ② SET/CLR/CPL (src).b
 - ③ SET/CLR/CPL (pp).g
 - 4 LD (src).b, CF
 - ⑤ LD (pp).b, CF

 - (src) side of ADD / ADDC / SUB / SUBB / AND / OR / XOR (src), (HL)
- (2) Instructions that read the pin input data
 - ① Instructions other than the above (1)
 - ② (HL) side of ADD / ADDC / SUB / SUBB / AND / OR / XOR (src), (HL)

2.2.1 Port P2 (P20)

Port P2 is a 1bit input / output port. It is also used as an external interrupt input, and a STOP mode release signal input. When used as an input port, or a secondary function pin, the output latch should be set to "1". During reset, the output latch is initialized to "1".

It is recommended that pin P20 should be used as an external interrupt input, a STOP mode release signal input, or an input port. If used as an output port, the interrupt latch is set on the falling edge of the P20 output pulse.

When a read instruction for port P2 is executed, bits 7 to 1 in P2 are read in as undefined data.




Figure 2.2.2 Port P2

2.2.2 Port P3 (P35 to P30)

Port P3 is an 6bit input / output port which can be configured as an input or an output in one-bit unit under software control. Input / output mode is specified by the corresponding bit in the port P3 input / output control register 1 (P3CR1). Port P3 is configured as an input if its corresponding P3CR1 bit is cleared to "0", and as an output if its corresponding P3CR1 bit is set to "1". During reset, P3CR1 is initialized to "0", which configures port P3 as an input. The P3 output latches are also initialized to "1". Data is written into the output latch regardless of the P3CR1 contents. Therefore initial output data should be written into the output latch before setting P3CR1.

Port P3 is also used as an external interrupt input, Remote-control signal input a timer / counter input, data slicer input and serial bus interface input / output. When used as a secondary function input pin except I²C bus interface input / output, the input pins should be set to the input mode. When used as a secondary function output pin except I²C bus interface input / output, the output pins should be set to the output mode and beforehand the output latch should be set to "1". When P34 and P35 are used as I²C bus interface input / output, P3CR2 bits should be set to the sink open drain mode, the output latches should be set to "1", and the output pins should be set to the output mode.

Note: Input mode port is read the state of input pin. When input / output mode is used mixed, the contents of output latch setting input mode may be changed by executing bit manipulation instructions.

Example 1: Outputs an immediate data 5AH to port P3.

.D (P3), 5A_H

; P3 ← 5A_H

Example 2: Inverts the output of the lower 4 bits (P33 to P30) in port P3. XOR (P3), 00001111B ; P33 to P30 \leftarrow P33 to P30




Figure 2.2.3 Port P3 and P3CR

2.2.3 Port P4 (P47 to P40)

Port P4 is an 8 bit input / output port which can be configured as an input or an output in one-bit unit under software control. Input / output mode is specified by the corresponding bit in the port P4 input / output control register (P4CR). Port P4 is configured as an input if its corresponding P4CR bit is cleared to "0", and as an output if its corresponding P4CR bit is set to "1". During reset, P4CR is initialized to "0", which configures port P4 as an input. The P4 output latches are also initialized to "1". Data is written into the output latch regardless of the P4CR contents. Therefore initial output data should be written into the output latch before setting P4CR.

Port P4 is also used as a pulse width modulation (PWM) output. When used as a PWM output pin, the output pins should be set to the output mode and beforehand the output latch should be set to "1".

Note: Input mode port is read the state of input pin. When input / output mode is used mixed, the contents of output latch setting input mode may be changed by executing bit manipulation instructions.




Figure 2.2.4 Ports P4 and P4CR

TOSHIBA TMP88CM38A/P38A

2.2.4 Port P5 (P57 to P50)

Port P5 is an 8 bit input / output port which can be configured as an input or an output in one-bit unit under software control. Input / output mode is specified by the corresponding bit in the port P5 input / output control register 1 (P5CR1). Port P5 is configured as an input if its corresponding P5CR1 bit is cleared to "0", and as an output if its corresponding P5CR1 bit is set to "1". During reset, P5CR1 is initialized to "0", which configures port P5 as an input. The P5 output latches are also initialized to "1". Data is written into the output latch regardless of the P5CR1 contents. Therefore initial output data should be written into the output latch before setting P5CR1.

Port P5 is also used as is also used as AD converter analog input, a pulse width modulation (PWM) output external interrupt input, timer / counter input, serial bus interface input / output, and an on screen display (OSD) output (I signal). When used as a secondary function input pin except I²C bus interface input / output, the input pins should be set to the input mode. When used as a secondary function output pin except I²C bus interface input / output, the output pins should be set to the output mode and beforehand the output latch should be set to "1". When P52 and P51 are used as I²C bus interface input / output, P5CR2 bits should be set to the sink open drain mode, the output latches should be set to "1", and the output pins should be set to the output mode. When P57 is used as an OSD output pin, the output pin should be set to the output mode and beforehand the port 6 data selection register (PIDS) should be clear to "0". When used as port P5, the port 6 data selection register (PIDS) should be set to "1".

Note: Input mode port is read the state of input pin. When input / output mode is used mixed, the contents of output latch setting input mode may be changed by executing bit manipulation instructions.

3-38A-45




Figure 2.2.5 Ports P5

TOSHIBA TMP88CM38A/P38A

2.2.5 Port P6 (P67 to P60)

Port P6 is an 8 bit input / output port which can be configured as an input or an output in one-bit unit under software control. Input / output mode is selected by the corresponding bit in the port P6 input / output control register (P6CR). Port P6 is configured as an input if its corresponding P6CR bit is cleared to "0", and as an output if its corresponding P6CR bit is set to "1" and P6nS bit is set to "1". P63 to P60 are sink open drain ports. During reset, P6CR is initialized to "0", which configures port P6 as an input. The P6 output latches are also initialized to "1".

Data is written into the output latch regardless of the P6CR contents. Therefore initial output data should be written into the output latch before setting P6CR.

Port P6 is used as an on screen display (OSD) output (R, G, B, and Y / BL signal) / input (RIN, GIN BIN, Y / BLIN signal), a test video signal output and AD converter analog input. When used as a test video signal output pin, the output pins should be set to the output mode and beforehand the signal control register (SGEN) should be set to "1". When used as a secondary function input, the input pins should be set to the input mode. When used as an OSD output pin, the output pins should be set to the output mode and beforehand the port P6 data selection register (P67S to P64S) should be clear to "0". When used as port P6, the signal control register (P67 to P64) should be set to "1".

Note: Input mode port is read the state of input pin. When input / output mode is used mixed, the contents of output latch setting input mode may be changed by executing bit manipulation instructions.

Example: Sets the lower 4 bits (P63 to P60) in port P6 to the output mode, and the other bit to the input mode.

LD (P6CR), $0F_H$; $P6CR \leftarrow 00001111_R$




Figure 2.2.6 Ports P6, P6CR, and P67S to P64S

2.2.6 Port P7 (P71 to P70)

Port P7 is a 2bit input / output port, and is also used as a vertical synchronous signal (VD) input and a horizontal synchronous signal (HD) input for the on screen display (OSD) circuitry.

The output latches, are initialized to "1" during reset. When used as an input port or a secondary function pin, the output latch should be set to "1".

When a read instruction for port P7 is executed, bits 7 to 2 in P7 are read in as undefined data.




Figure 2.2.7 Ports P7


2.3 Time Base Timer (TBT)

The time base timer generates time base for key scanning, dynamic displaying, etc. It also provides a time base timer interrupt (INTTBT). The time base timer is controlled by a control register (TBTCR) shown in Figure 2.3.1.

An INTTBT is generated on the first rising edge of source clock (the divider output of the timing generator) after the time base timer has been enabled. The divider is not cleared by the program; therefore, only the first interrupt may be generated ahead of the set interrupt period.

The interrupt frequency (TBTCK) must be selected with the time base timer disabled (When the time base timer is changed from enabling to disabling, the interrupt frequency can't be changed.)

Both frequency selection and enabling can be performed simultaneously.



Example: Sets the time base timer frequency to fc/216 [Hz] and enables an INTTBT interrupt.

LD (TBTCR), 00001010B

SET (EIRL). 6




Figure 2.3.1 Time Base Timer




Figure 2.3.2 Time Base Timer and Divider Output Control Register

Table 2.3.1 Time Base Timer Interrupt Frequency (Example: at fc = 16MHz)

	Time Base Timer Interrupt Frequency [Hz]				
твтск	NORMAL, IDLE mode				
	DV1CK = 0	DV1CK = 1			
000	1.90	0.95			
001	7.62	3.81			
010	244.14	122.07			
011	976.56	488.28			
100	1953.12	976.56			
-101	3906.25	1953.12			
110	7812.50 3906.25				
111	31250	15625			

2.4 Watchdog Timer (WDT)

The watchdog timer is a fail-safe system to rapidly detect the CPU malfunctions such as endless looping caused by noise or the like, or deadlock and resume the CPU to the normal state.

The watchdog timer signal for detecting malfunction can be selected either a reset output or a pseudo non-maskable interrupt request. However, selection is possible only once after reset. At first the reset output is selected.

When the watchdog timer is not being used for malfunction detection, it can be used as a timer to generate an interrupt at fixed intervals.

2.4.1 Watchdog Timer Configuration




Figure 2.4.1 Watchdog Timer Configuration

2.4.2 Watchdog Timer Control

Figure 2.4.2 shows the watchdog timer control registers (WDTCR1, WDTCR2). The watchdog timer is automatically enabled after reset.

- (1) Malfunction detection methods using the watchdog timer The CPU malfunction is detected at follows.
 - ① Setting the detection time, selecting output, and clearing the binary counter.
 - Repeatedly clearing the binary counter within the setting detection time.


Note: Clears the binary counter does not clear the source clock.

It is recommended that the time to clear is set to 3/4 of the detecting time

If the CPU malfunctions such as endless looping or deadlock occur for any cause, the watchdog timer output will become active at the rising of an overflow from the binary counters unless the binary counters are cleared. At this time, when WDTOUT = 1 a reset is generated, which drivers the RESET pin low to reset the internal hardware and the external circuit. When WDTOUT = 0, a watchdog timer interrupt (INTWDT) is generated.

The watchdog timer temporarily stops counting in STOP mode including warm-up or IDLE mode, and automatically restarts (continues counting) when the STOP / IDLE mode is released.

Example: Sets the watchdog timer detection time to 2²¹/fc [s] and resets the CPU malfunction.






Figure 2.4.2 Watchdog Timer Control Registers

(2) Watchdog timer enable

The watchdog timer is enabled by setting WDTEN (bit 3 in WDTCR1) to "1". WDTEN is initialized to "1" during reset, so the watchdog timer operates immediately after reset is released.

Example: Disables watchdog timer

LDW (WDTCR1), 00001000B ; WDTEN \leftarrow 1

(3) Watchdog timer disable

The watchdog timer is disabled by writing the disable code (B1_H) to WDTCR2 after clearing WDTEN (bit 3 in WDTCR1) to "0". The watchdog timer is not disabled if this procedure is reversed and the disable code is written to WDTCR2 before WDTEN is cleared to "0". During disabling the watchdog timer, the binary counters are cleared to "0".

Table 2.4.1 Watchdog Timer Detection Time (Example: fc = 16 MHz)

	Watchdog timer	detection time [s]		
WDTT	NORMAL mode			
	DV1CK = 0	DV1CK = 1		
00	2.097	4.194		
01	524.2 m	1.048		
10	131.0 m	262.1 m		
11	32.8 m	65.5 m		

2.4.3 Watchdog Timer Interrupt (INTWDT)

This is a pseudo non-maskable interrupt which can be accepted regardless of the contents of the EIR. If a watchdog timer interrupt or a software interrupt is already accepted, however, the new watchdog timer interrupt waits until the previous interrupt processing is completed (the end of the [RFTN] instruction execution).

The stack pointer (SP) should be initialized before using the watchdog timer output as an interrupt source with WDTOUT.

Example: Watchdog timer interrupt setting up

LD SP, 006BF_H ; Sets the stack pointer

LD (WDTCR1), 00001000B ; WDTOUT \leftarrow 0

2.4.4 Watchdog Timer Reset

If the watchdog timer output becomes active, a reset is generated, which drivers the $\overline{\text{RESET}}$ pin (sink open drain input / output with pull-up) low to reset the internal hardware. The reset output time is about 8/fc to 24/fc [s] (0.5 to 1.5 μ s at fc = 16.0 MHz, fc = fc/16).

Note: If there is any fluctuation in the oscillation frequency at the start of clock oscillation, the reset time includes error. Thus, regard the reset time as an approximate value.




Figure 2.4.3 Watchdog Timer Interrupt / Reset

2.5 16-bit Timer / Counter 1 (TC1A)

2.5.1 Configuration





Figure 2.5.1 Timer/Counter 1

2.5.2 Control

The timer / counter 1 is controlled by a timer / counter 1 control register (TC1CR) and two 16-bit timer registers (TC1DRA and TC1DRB).



Note 2: Writing to the lower byte of the timer registers (IC1DRA_L, TC1DRB_L), the comparison is inhibited until the upper byte (TC1DRA_H, TC1DRB_H) is written. Only the lower byte of the timer registers can not be changed. After writing to the upper byte, any match during 1 machine cycle (instruction execution cycle) is ignored.

Note 3: Set the mode, source clock when TC1 stops (TC15 = "00").

Note 4: Auto-capture can be used in only timer, event counter, and window modes.

Note 5: Values to be loaded to timer registers must satisfy the following condition. TC1DRA > "0" (others)

Note 6: Always write "0" to bit 7 in TC1CR.

Note 7: When STOP mode is started, timer counter is stopped and cleared. Set TC1S to "1" after STOP mode is released for restarting timer counter.

Figure 2.5.2 Timer registers and TC1 Control Register

TOSHIBA

2.5.3 Function

Timer / counter 1 has five operating modes: timer, external trigger timer, event counter, window, pulse width measurement.

(1) Timer mode

In this mode, counting up is performed using the internal clock. The contents of TC1DRA are compared with the contents of up-counter. If a match is found, an INTTC1 interrupt is generated, and the counter is cleared to "0". Counting up resumes after the counter is cleared. The current contents of up-counter can be transferred to TC1DRB by setting ACAP1 (bit 6 in TC1CR) to "1" (software capture function). (Auto-cpture function)

Table 2.5.1 Source Clock (internal clock) for Timer / Counter 1 (Example: at fc = 16.0 MHz)

	NORMAL, IDLE mode			
TC1CK	DV1CK = 0		DV1CK = 1	
	Resolution [عم]	Maximum time setting [s]	Resolution [μ s]	Maximum time setting [s]
00	128.0	8.39	256.0	16.78
01	8.0	0.524	16.0	1.049
10	0.5	32.77 m	1.0	65.54 m

Example 1: Sets the timer mode with source clock fc/2¹¹ [Hz] and generates an interrupt 1 later

(at fc = 16 MHz)

LDW (TC1DRA), 1E84H ; Sets the timer register (1 s \div 2¹¹/fc = 1E84H)

SET (EIRL). EF4 ; Enable INTTC1

ΕI

LD (TC1CR), 00010000B ; Starts TC1

Example 2: Auto-capture

LD (TC1CR), 01010000B ; ACAP1 ← 1 (Capture) LD WA, (TC1DRB) ; Reads the capture value




Figure 2.5.3 Timer Mode Timing Chart

(2) External trigger timer mode

In this mode, counting up is started by an external trigger. This trigger is the edge of the TC1 pin input. Either the rising or falling edge can be selected with TC1S. Source clock is an internal clock. The contents of TC1DRA is compared with the contents of up-counter. If a match is found, an INTTC1 interrupt is generated, and the counter is cleared to "0" and halted. The counter is restarted by the selected edge of the TC1 pin input.

When METT1 (bit 6 in TC1CR) is "1", inputting the edge to the reverse direction of the trigger edge to start counting clears the counter, and the counter is stopped. Inputting a constant pulse width can generate interrupts. When METT1 is "0", the reverse directive edge input is ignored. The TC1 pin input edge before a match detection is also ignored.

The TC1 pin input has the noise rejection; therefore, pulses of 7/fc [s] or less are rejected as noise. A pulse width of 24/fc [s] or more is required for edge detection in NORMAL or IDLE mode.

Example 1: Detects rising edge in TC1 pin input and generates an interrupt 100 μ s later. (at fc = 16.0 MHz, DV1CK = 1)

LDW (TC1DRA), 004EH ; $100 \mu s \div 2^4/fc = 64_H$ SET (EIRL). EF4 ; INTTC1 interrupt enable

ΕI

LD (TC1CR), 00101000B; TC1 external trigger start, METT1 = 0

Example 2: Generates an interrupt, inputting "L" level pulse (pulse width: 4 ms or more) to the TC1 pin. (at fc = 16.0 MHz, DV1CK = 1)

LDW (TC1DRA), 00FAH ; $4 \text{ ms} \div 2^8/\text{fc} = 00FAH$

SET (EIRL). EF4 ; INTTC1 interrupt enable

ΕI

LD (TC1CR), 01110100B ; TC1 external trigger start, METT1 = 1




Figure 2.5.4 External Trigger Timer Mode Timing Chart

(3) Event counter mode

In this mode, events are counted at the edge of the TC1 pin input and bit 4 or 5 in TC1CR. Either the rising or falling edge can be selected with the external trigger. The contents of TC1DRA are compared with the contents of up-counter. If a match is found, an INTTC1 interrupt is generated, and the counter is cleared.

Match detect is executed on other edge of count-up. A match can not be detected and INTTC1 is not generated when the pulse is still in same state.

Setting ACAP1 to "1" transfers the current contents of up-counter to TC1DRB (Auto-capture function).




Figure 2.5.5 Event Counter Mode Timing Chart

(4) Window mode

Counting up is performed on the rising edge of the pulse that is the logical AND-ed product of the TC1 pin input (window pulse) and an internal clock. The contents of TC1DRA are compared with the contents of up-counter. If a match is found, an INTTC1 interrupt is generated, and the counter is cleared. Positive or negative logic for the TC1 pin input can be selected with bit4 or 5 in TC1CR. It is necessary that the maximum applied frequency be such that the counter value can be analyzed by the program. That is; the frequency must be considerably slower than the selected internal clock.





Figure 2.5.6 Window Mode Timing Chart

(5) Pulse width measurement mode

Counting is started by the external trigger (set to external trigger start by TC1CR). The trigger can be selected either the rising or falling edge of the TC1 pin input. the source clock is used an internal clock. On the next falling (rising) edge, the counter contents are transferred to TC1DRB and an INTTC1 interrupt is generated. The counter is cleared when the single edge capture mode is set. When double edge capture is set, the counter continues and, at the next rising (falling) edge, the counter contents are again transferred to TC1DRB. If a falling (rising) edge capture value is required, it is necessary to read out TC1DRB contents until a rising (falling) edge is detected. Falling or rising edge is selected with the external trigger (bit4 or 5 in TC1CR), and single edge or double edge is selected with MCAP1 (bit 6 in TC1CR).

```
Example: Duty measurement (resolution fc/2^7 [Hz] DV1CK = 0)
                                            ; INTTC1 service switch initial setting
               CLR (INTTC1SW). 0
                                            ; Sets the TC1 mode and source clock
               LD (TC1CR), 00000110B
                                            ; Enables INTTC1
              SET (EIRL). EF4
               LD (TC1CR), 00100110B
                                             ; Starts TC1 with an external trigger at MCAP1 = 0
     PINTTC1: CPL (INTTC1SW). 0
                                             ; Complements INTTC1 service switch
               JRS F, SINTTC1
               LD (HPULSE), (TC1DRBL)
                                             ; Reads TC1DRB ("H" level pulse width)
               LD (HPULSE + 1), (TC1DRB_{\rm H})
               RETI
     SINTTC1: LD (WIDTH), (TC1DRBL)
                                             ; Reads TC1DRB (Period)
               LD (WIDTH + 1), (TC1DRB_{H})
               :
                                             ; Duty calculation
              RETI
     VINTTC1: DL PINTTC1
                                      WIDTH
```






Figure 2.5.7 Pulse Measurement Mode Timing Chart

2.6 16-bit Timer / Counter 2 (TC2A)

2.6.1 Configuration





Figure 2.6.1 Timer / Counter 2 (TC2A)

TOSHIBA TMP88CM38A/P38A

2.6.2 Control

The timer / counter 2 is controlled by a timer / counter 2 control register (TC2CR) and a 16-bit timer register 2 (TC2DR). Reset does not affect TC2DR.



Note 1: fc; High-frequency clock [Hz], *; Don't care

Note 2: Writing to the lower byte of timer register 2 (TC2D R_L), the comparison is inhibited until the upper byte (TC2D R_H) is written. After writing to the upper byte, any match during 1 machine cycle (instruction execution cycle) is ignored.

Note 3: Set the mode and source clock when the TC2 stops (TC25 = 0).

Note 4: Values to be loaded to the timer register must satisfy the following condition. TC2DR>0 ($TC2DR_{15 to 11}>0$ at warm-up)

Note 5: TC2CR are write-only registers and must not be used with any of the read-modify-write instructions.

Note 6: When STOP mode is started, timer counter is stopped and cleared. Set TC2S to "1" after STOP mode is released for restarting timer counter

Figure 2.6.2 Timer Register 2 and TC2 Control Register

2.6.3 Function

The timer / counter 2 has three operating modes: timer, event counter and window modes.

(1) Timer mode

In this mode, the internal clock is used for counting up. The contents of TC2DR are compared with the contents of up-counter. If a match is found, a timer / counter 2 interrupt (INTTC2) is generated, and the counter is cleared. Counting up is resumed after the counter is cleared.

Table 2.6.1 Source Clock (internal clock) for Timer / Counter 2 (at fc = 16.0 MHz)

	NORMAL, IDLE mode				
TC2CK	DV1CK = 0		' DV1CK = 1		
	Resolution	Maximum time setting	Resolution	Maximum time setting	
000	525 [ms	9.55 [h]	1.05 [s]	19.1 [h]	
001	510 [μs]	33.4 [s]	1.02 [ms]	1.1 [min]	
010	16 [μs]	1.04 [s]	32.0 [μs]	2.1 [s]	
011	0.5 [μs]	32.7 [ms]	1.0 [μs]	65.5 [ms]	

Example: Sets the source clock fc/2³ [Hz] and generates an interrupt event 25 ms

(at fc = 16 MHz, DV1CK = 1)

LDW (TC2DR), 61A8_H ; Sets TC2DR

SET (EIRH).EF14 ; Enable INTTC2 interrupt

ΕI

LD (TC2CR), 00101100B ; Starts TC2

(2) Event counter mode

In this mode, events are counted on the rising edge of the TC2 pin input. The contents of TC2DR are compared with the contents of the up-counter. If a match is found, an INTTC2 interrupt is generated, and the counter is cleared. The maximum frequency applied to the TC2 pin is shown in Table 2.6.2. Two or more machine cycles are required for both the "H" and "L" levels of the pulse width. Match detect is executed on the falling edge of the TC2 pin. A match can not be detected and INTTC2 is not generated when the pulse is still in a falling state.

Example: Sets the event counter mode and generates an INTTC2 interrupt 640 counts later.

LDW (TC2DR), 280_H; Sets TC2DR

SET (EIRH). EF14 ; Enables INTTC2 interrupt

EI LD

(TC2CR), 00111100B ; Starts TC2

Table 2.6.2 Timer / Counter 2 External Clock Source

Maximum applied frequency [Hz]				
NORMAL, IDLE mode				
fc / 2 ⁴				

(3) Window mode

In this mode, counting up performed on the rising edge of an internal clock during TC2 external pin input (window pulse) is "H" level. The contents of TC2DR are compared with the contents of upcounter. If a match found, an INTTC2 interrupt is generated, and the up-counter is cleared. The maximum applied frequency (TC2 input) must be considerably slower than the selected internal clock.

Example: Generates an interrupt, inputting "H" level pulse width of 120 ms or more.

(at fc = 16.0 MHz, DV1CK = 1)

LDW (TC2DR), 0075_{H} ; Sets TC2DR (120 ms ÷ $2^{14/\text{fc}} = 0075_{\text{H}}$)

SET (EIRH). EF14 ; Enables INTTC2 interrupt

ΕI

LD (TC2CR), 00100101B ; Starts TC2




Figure 2.6.3 Window Mode Timing Chart

2.7 8-bit Timer / Counter 3 (TC3B)

2.7.1 Configuration




Figure 2.7.1 Timer / Counter 3 (TC3B)

2.7.2 Control

The timer / counter 3 is controlled by a timer / counter 3 control register (TC3CR) and two 8-bit timer registers (TC3DRA and TC3DRB) and port multiplex control register (PMPXCR).




Figure 2.7.2 Timer Register 3 and TC3 Control Register

2.7.3 Function

The timer / counter 3 has three operating modes: timer, event counter, and capture mode. When it is used in the capture mode, the noise rejection time of TC3 pin input can be set by remote control receive control register.

(1) Timer mode

In this mode, the internal clock is used for counting up. The contents of TC3DRA are compared with the contents of up-counter. If a match is found, a timer / counter 3 interrupt (INTTC3) is generated, and the up-counter is cleared. The current contents of up-counter are loaded into TC3DRB by setting ACAP (bit6 in TC3CR) to "1" (Auto-capture function).

The contents of up-counter can be easily confirmed by executing the read instruction (RD instruction) of TC3DRB. Loading the contents of up-counter is not synchronized with counting up. The contents of over flow (FF_H) and 00H can not be loaded correctly. It is necessary to consider the count cycle.




Table 2.7.1 Source Clock (internal clock) for Timer / Counter 3 (Example: at fc = 16.0 MHz)

	NORMAL, IDLE mode			
тсзск	DV1CK = 0		DV1CK = 1	
	Resolution [μ s]	Maximumsetting time[ms]	Resolution [μ s]	Maximumsetting time[ms]
000	512	130.6	1024	261.1
001	256	65.3	512	130.6
010	128	32.6	256	65.3
011	64.0	16.3	128	32.6
100	32.0	8.2	64.0	16.3
101	16.0	4.1	32.0	8.2
110	8.0	2.0	16.0	4.1

(2) Event counter mode

In this mode, the TC3 pin input pulses are used for counting up Either the rising on falling edge can be selected with TC3ES (bit 0 in PMPXCR). The contents of TC3DRA are compared with the contents of the up-counter. If a match is found, an INTTC3 interrupt is generated and the counter is cleared. Match detect is executed on the falling edge of the TC3 pin. A match can not be detected, and INTTC3 is not generated when the pulse is still in a falling state.

The maximum applied frequency is shown in table 2.7.2. Two or more machine cycles are required for both the high and low levels of the pulse width.

The current contents of up-counter are loaded into TC3DRB by setting ACAP (bit 6 in TC3CR) to "1" (Auto-capture funcion).

The contents of up-counter can be easily confirmed by executing the read instruction (RD instruction) of TC3DRB. Loading the contents of up-counter is not synchronized with counting up. The contents of over flow (FFH) and 00H can not be loaded correctly. It is necessary to consider the count cycle.

Example: Generates an interrupt every 0.5 s, inputting 50 Hz pulses to the TC3 pin.

LD (TC3CR), 00001110B ; Sets TC3 mode and source clock

LD (TC3DRA), 19_H ; $0.5 \text{ s} \div 1/50 = 25 = 19_H$

LD (TC3CR), 00011100B ; Starts TC3

Table 2.7.2 Source Clock (External Clock) for Timer / Counter

	Maximum applied frequency [Hz]
Ì	NORMAL, IDLE mode
	fc/2 ⁴

(3) Capture mode

The pulse width, period and duty of the TC3 pin input are measured in this mode, which can be used in decoding the remote control signals or distinguishing AC 50/60 Hz, etc. The counter is free running by the internal clock. On the rising (falling) edge of the TC3 pin input, the current contents of counter is loaded into TC3DRA, then the up-counter is cleared to "0" and an INTTC3 interrupt is generated. On the falling (rising) edge of the TC3 pin input, the current contents of the counter is loaded into TC3DRB. In this case, counting continues. On the next rising (falling) edge of the TC3 pin input, the current contents of counter are loaded into TC3DRA, then the counter is cleared again and an interrupt is generated. If the counter overflows before the edge is detected, FF_H is set into TC3DRA, and the counter is cleared and an INTTC3 interrupt is generated. During interrupt processing, it can be determined whether or not there is an overflow by checking whether or not the TC3DRA value is FF_H. Also, after an interrupt (capture to TC3DRA, or overflow detection) is generated, capture and overflow detection are halted until TC3DRA has been read out; however, the counter continues. As reading out TC3DRA resumes capture / overflow detection, TC3DRB must be beforehand read out.




Figure 2.7.3 Capture Mode Timing Chart

The edge of TC3 pin input is detected in the remote control receive circuit with noize rejection. The remote control receive circuit is controlled by the remote control receive control register (RCCR). The romote control receive status register (RCSR) can monitor the porality selection and noize rejection circuit.




Figure 2.7.4 Remote Control Receiving Circuit

	RCNC	Noise reject time select $02_{H} \leq RCNC \leq 1F_{H}$	(Source clock) × (RCNC-1) [s]					
	***************************************		NORMAL, IDLE mode					
١,	RCSCK Noise reject circuit		DV1CK=0 DV1CK=1					
	KCSCK	Source clock select	0	2 ⁸ /fc	2º/fc	R/W		
L			1	TC3CK	Note2			
Γ,	RPOLS	Remote control signal polarity	0: Positi	/e				
Ľ	MFOL3	select	1: Nega	ive				
١,	RCEN	Remote control receive circuit	0: Disab	e		Write		
[]	RCEN	operation control	1: Enabl	е		only		
RCSR _	Note 3: fc , Note 4: RC Note 5: Va	urce clock of timer / counter 3 : High-frequency clock [Hz], * ; Don's CR includes a write-only register and lues to be loaded to RCNC must satis	must not	wing condition. 02≦R	CNC≦ 1F	s.		
RCSR 0026 _H)	Note 3: fc , Note 4: RC Note 5: Va	High-frequency clock [Hz], *; Don'd CR includes a write-only register and lues to be loaded to RCNC must satist POLS RCSCK RCOVF RNCM Remote control signal monitor	fy the follo	wing condition. 02≦ Ro 	-	5.		
RCSR 0026 _H)	Note 3: fc ; Note 4: RC Note 5: Va	High-frequency clock [Hz], *; Don't CR includes a write-only register and lues to be loaded to RCNC must satist	fy the follo	wing condition. 02≦ Re 	CNC≦ 1F alue: 0000 0***)			
RCSR 0026 _H)	Note 3: fc , Note 4: RC Note 5: Va RCNF RI RNCM	High-frequency clock [Hz], *; Don'd CR includes a write-only register and lues to be loaded to RCNC must satist POLS RCSCK RCOVF RNCM Remote control signal monitor	0: Low I 1: High 0: Signe	wing condition. 02≦ Re londing (Initial value) evel lond definition by over	CNC≦ 1F	Reac		
RCSR 0026 _H)	Note 3: fc ; Note 4: RC Note 5: Va	High-frequency clock [Hz], *; Don't CR includes a write-only register and lues to be loaded to RCNC must satist POLS RCSCK RCOVF RNCM Remote control signal monitor after noise rejecter	0: Low l 1: High 0: Signe	wing condition. 02≦ Re (Initial value evel evel I and definition by over	CNC≦ 1F alue: 0000 0***)	Reac		
RCSR 0026 _H)	Note 3: fc , Note 4: RC Note 5: Va RCNF RI RNCM	High-frequency clock [Hz], *; Don't CR includes a write-only register and lues to be loaded to RCNC must satist POLS RCSCK RCOVF RNCM Remote control signal monitor after noise rejecter Noise reject circuit Overflow	0: Low l 1: High 0: Signe	wing condition. 02≦ Re (Initial value evel l and definition by over RCNC r than above	CNC≤ 1F alue: 0000 0***) rwriting the noise reject	Read		
RCSR 0026 _H)	Note 3: fc , Note 4: RC Note 5: Va RCNF RI RNCM	High-frequency clock [Hz], *; Don't CR includes a write-only register and lues to be loaded to RCNC must satist POLS RCSCK RCOVF RNCM Remote control signal monitor after noise rejecter Noise reject circuit Overflow flag	0: Low l 1: High 0: Signe	wing condition. 02 ≦ Ro (Initial value evel evel I and definition by over RCNC r than above	CNC≤ 1F alue: 0000 0***) rwriting the noise reject	Reac		
RCSR 0026 _H)	Note 3: fc , Note 4: RC Note 5: Va RCNF RI RNCM	High-frequency clock [Hz], *; Don't CR includes a write-only register and lues to be loaded to RCNC must satist POLS RCSCK RCOVF RNCM Remote control signal monitor after noise rejecter Noise reject circuit Overflow flag Noise reject circuit	0: Low I 1: High 0: Signe time 1: Othe	wing condition. 02≦ Re (Initial value vel evel I and definition by over RCNC r than above NORMAL, DV1CK = 0	CNC≤ 1F alue: 0000 0***) rwriting the noise reject IDLE mode DV1CK = 1	Read		
RCSR 20026 _H)	Note 3: fc ; Note 4: RC Note 5: Va RCNF RI RNCM RCOVF	High-frequency clock [Hz], *; Don't CR includes a write-only register and lues to be loaded to RCNC must satist POLS RCSCK RCOVF RNCM Remote control signal monitor after noise rejecter Noise reject circuit Overflow flag	0: Low I 1: High 0: Signe time 1: Othe	wing condition. 02≦ Revel evel I and definition by over RCNC r than above NORMAL, DV1CK = 0 28/fc	alue: 0000 0***) Twriting the noise reject IDLE mode DV1CK = 1 2º/fc	Read		
RCSR 0026 _H)	Note 3: fc ; Note 4: RC Note 5: Va RCNF RI RNCM RCOVF	High-frequency clock [Hz], *; Don't CR includes a write-only register and lues to be loaded to RCNC must satist POLS RCSCK RCOVF RNCM Remote control signal monitor after noise rejecter Noise reject circuit Overflow flag Noise reject circuit Source clock select	0: Low I 1: High 0: Signe time 1: Othe	wing condition. 02≦ Reserved evel I and definition by over RCNC r than above NORMAL, DV1CK = 0 28/fc TC3CK	CNC≤ 1F alue: 0000 0***) rwriting the noise reject IDLE mode DV1CK = 1	Read		
RCSR 0026 _H)	Note 3: fc ; Note 4: RC Note 5: Va RCNF RI RNCM RCOVF	High-frequency clock [Hz], *; Don't CR includes a write-only register and lues to be loaded to RCNC must satist POLS RCSCK RCOVF RNCM Remote control signal monitor after noise rejecter Noise reject circuit Overflow flag Noise reject circuit	0: Low I 1: High 0: Signe time 1: Othe	wing condition. 02≦ Revel evel I and definition by over RCNC r than above NORMAL, DV1CK = 0 28/fc TC3CK	alue: 0000 0***) Twriting the noise reject IDLE mode DV1CK = 1 2º/fc	Read		
RCSR 0026 _H)	Note 3: fc ; Note 4: RC Note 5: Va RCNF RI RNCM RCOVF	High-frequency clock [Hz], *; Don't CR includes a write-only register and lues to be loaded to RCNC must satistically be a second or sec	0: Low I 1: High 0: Signo time 1: Othe 00 11 0: Positi 1: Nega	wing condition. 02≦ Revel evel I and definition by over RCNC r than above NORMAL, DV1CK = 0 28/fc TC3CK	alue: 0000 0***) Twriting the noise reject IDLE mode DV1CK = 1 2º/fc	Reac only		


Figure 2.7.5 Remote Control Receive Control Register and Remote Control Receive Status Register

Note 4: fc; High-frequency clock [Hz], *; Don't care

Table 2.7.3 Combination between The Porality and The Edge Selection

RPOLS	TC3 pin input pulse (Interrupt occurrence is shown as allow.)	Measuremont
0		→
1		→

Note: When TC3CK is used in RCSCK, do not select an external clock to the TC3CK.



2.8 8-bit Timer / Counter 4 (TC5A)

2.8.1 Configuration




Figure 2.8.1 Timer/Counter 4 (TC5A)

2.8.2 Control

The timer / counter 4 is controlled by a timer / counter 4 control register (TC4CR) and an 8-bit timer register 4 (TC4DR). Reset does not affect TC4DR.




Figure 2.8.2 Timer Register 4 and TC4 Control Register

2.8.3 Function

The timer / counter 4 has two operating modes: timer, event counter mode.

Timer mode

In this mode, the internal clock is used for counting up. The contents of TC4DR are compared with the contents of up-counter. If a match is found, an INTTC4 interrupt is generated and the up-counter is cleared to "0". Counting up resumes after the up-counter is cleared.

Table 2.8.1 Source Clock (internal clock) for Timer / Counter 4 (Example: at fc = 16.0 MHz)

		NORMAL, I	DLE mode		
	DV10	K = 0	DV1CK = 1		
TC4CK	Resolution [µs]	Maximum setting time [s]	Resolution [µs]	Maximum setting time [s]	
000	128	32.6 m	256	65.3 m	
001	8.0	2.0 m	16.0	4.1 m	
010	2.0	510 µ	4.0	1.0 m	
100	0.5	127.5 μ	1.0	255 μ	

(2) Event counter mode

In this mode, the TC4 pin input (external clock) pulse is used for counting up. Either the rising or falling edge can be selected with TC4ES (bit 1 PMPXCR). The contents of TC4DR are compared with the contents of the up-counter. If a match is found, an INTTC4 interrupt is generated and the counter is cleared. The maximum applied frequency is shown Table 2.8.2. Two or more machine cycles are required for both the high and low level of the pulse width.

Table 2.8.2 Timer / Counter 4 External Clock Source

Maximum applied frequency [Hz]
NORMAL, IDEL mode
fc/2 ⁴

2.9 Serial Bus Interface (SBI-ver. D)

The TMP88CM38A/P38A have a 1-channel serial bus interface which employs a clocked-synchronous 8-bit serial bus interface and an I²C bus (a bus system by Philips).

The serial interface is connected to external devices through P35 (SDA0) / P52 (SDA1) and P34 (SCL0) / P51 (SCL1) in the I²C bus mode; and through P53 (SCK1), P52 (SO1) and P51 (SI1) in the clocked-synchronous 8-bit SIO mode.

The serial bus interface pins are also used for the P3 / P5 port. When used for serial bus interface pins, set the P3 / P5 output latches of these pins to "1". When not used as serial bus interface pins, the P3 / P5 port is used as a normal I/O port.

2.9.1 Configuration




Figure 2.9.1 Serial Bus Interface (SBI)

2.9.2 Control

The following registers are used for control the serial bus interface and monitor the operation status.

- Serial bus interface control register A (SBICRA)
- Serial bus interface control register B (SBICRB)
- Serial bus interface data buffer register (SBIDBR)
- I²C bus address register (I²CAR)
- Serial bus interface status register A (SBISRA)
- Serial bus interface status register B (SBISRB)
- Serial clock source control register (SCCRB)
- Serial clock control status register (SCSR)

The above registers differ depending on a mode to be used. Refer to Section "2.9.7 I²C bus mode control" and "2.9.9 Clocked-synchronous 8-bit SIO mode control".

2.9.3 Serial Clock Source Control

A serial bus interface circuit can reduce the power consumption by stopping a serial clock generater.




Figure 2.9.2 Serial Clock Souse

2.9.4 Channel Select

A serial bus interface circuit can select I/O pin when a serial bus interface is used for I²C bus mode.




Figure 2.9.3 Channel Select

2.9.5 Software Reset

A serial bus interface circuit has a software reset function, when a serial bus interface circuit is locked by an external noise, etc.

To occur software reset, write "01", "10" into the SWRST (bit 1, 0 in SBICRB). During software reset, the SWRMON is clear to "0".

2.9.6 The Data Format in The I²C bus Mode

The data format when using the TMP88CM38A/P38A in the I²C bus mode are shown in as below.




Figure 2.9.4 Data Format in I²C bus Mode

2.9.7 I²C bus Mode Control

The following registers are used to control the serial bus interface (SBI) and monitor the operation status in the I²C bus mode.




Figure 2.9.5 Serial Bus Interface Control Register 1, Serial Bus Interface Data Buffer Register and I²C bus Mode

Serial Bus Interface Control Register B **SBICRB** 0 (00023_{11}) MST TRX ВВ PIN SBIM SWRST1 SWRST0 (Initial value: 0001 0000) Slave MST Master / Slave selection Master Receiver 0: TRX Transmitter / receiver selection Transmitter 1: Generate a stop condition when MST, TRX and PIN are 1". BB Start/stop generation Generate a start condition when MST, TRX and PIN are Write only 0: PIN Cancel interrupt service request Cancel interrupt service request 00: Port mode (Serial bus interface output disable) Serial bus interface operating 01: SIO mode SBIM mode selection 10: I2C bus mode 11: Reserved SW/RST1 Software reset starts by first writing "10" and next writing Software reset start bit SWRST0 "01". Note 1: *; Don't care Note 2: Switch a mode to port after confirming that the bus is free. Note 3: Switch a mode to ${}^{p}C$ bus mode or clock synchronous 8-bit SIO mode after confirming that the port is high-Note 4: SBICRB is a write-only register and must not be used with any of read-modify-write instructions such as bit manipulation, etc. Note 5: When the SWRST (bit 1, 0 in SBICRB) is written to "01", "10", software reset is occurred. This time, control the serial bus interface and monitor the operation status registers except the SBIM (bit 3, 2 in SBICRB) and the CHS (bit 6 in PMPXCR) are reseted. Control the serial bus interface and monitor the operation status registers are SBICRA, SBICRB, SBIDBR, I2CAR, SBISRA, SBISRB, SCCRA, SCCRB and SCSR, Serial Bus Interface Status Register A 0 **SBISRA** SWR (00020_{H}) (Initial Value: **** ***1) MON 0: During software reset Read SWRMON | Software reset monitor - (Initial) Serial Bus Interface Status Register B 6 2 1 Ω 3 **SBISRB** MST TRX BB PIN ΑL AAS AD0 LRB (Initial Value: 0001 0000) (00023_{H}) Master / Slave selection status 0: Slave MST monitor 1: Master Transmitter / Receiver selection 0: Receive TRX status monitor Transmitter 1: **Bus free** BB **Bus status monitor Bus busy** Interrupt service requests status Requesting interrupt service PIN Releasing interrupt service request monitor Read Arbitration lost detection 0: only ΑI Arbitration lost detected monitor 1: Do not detect slave address match or "GENERAL CALL" Slave address match detection AAS Detect slave address match or "GENERAL CALL" monitor 0: Do not detect "GENERAL CALL" "GENERAL CALL" detection AD0 Detect "GENERAL CALL" monitor 0: Last receive bit is "0" LRB Last Received bit monitor 1: Last receive bit is "1"

Figure 2.9.6 Serial Bus Interface Control Register 2 and Serial Bus Interface Status Register A/B in the I²C bus Mode

(1) Acknowledgement mode specification

Set the ACK (bit4 in SBICRA) to "1" for operation in acknowledgment mode. When a serial bus interface circuit is a master mode, an additional clock pulse is generated for an acknowledge signal. In a transmitter mode during this additional clock pulse cycle, the SDA pin is released in order to receive an acknowledge signal from the receiver. In the receiver mode during this additional clock pulse cycle, the SDA pin is set to low level generation an acknowledge signal.

Clear the ACK to "0" for operation in a non-acknowledgement mode. When a serial bus interface circuit is a master mode, a clock pulse for an acknowledge signal is not generated.

In an acknowledgement mode, when a serial bus interface circuit is a slave mode, a clock is counted for the acknowledge signal. During a clock for the acknowledge signal, when a received slave address matches to a slave address which is set to the I2CAR or a "GENERAL CALL" is received, the SDA pin is set to low level generating an acknowledge signal.

After a received slave address matches to a slave address which is set to the I²CAR and a "GENERAL CALL" is received, in a transmitter mode during a clock for an acknowledge signal, the SDA pin is released in order to receive an acknowledge signal from a receiver. In a receiver mode, the SDA pin is set to low level generating an acknowledge signal.

In the non-acknowledgement mode, when a serial bus interface circuit is a slave mode, a clock for a acknowledge signal is not counted.

(2) Number of transfer bits

The BC (bits 7 to 5 in SBICRA) is used to select a number of bits for next transmitting and receiving

Since the BC is cleared to "000" as a start condition, a slave address and direction bit transmissions are always executed in 8 bits. Other than these, the BC retains a specified value.

(3) Scrial clock

a. Clock source

The SCK (bits 2 to 0 in SBICRA) is used to select a maximum transfer frequency output from the SCL pin in the master mode.




Figure 2.9.7 Clock Source

b. Clock synchronization

The I²C bus has a clock synchronization function to meet the transfer speed to a slow processing device when a transfer is performed between the devices which have different process speed. The example explains clock synchronization procedures when two masters simultaneously exist on a bus.




Figure 2.9.8 Clock Synchronization

As Master 1 pulls down the SCL pin to the low level at point "a", the SCL line of the bus becomes the low level. After detecting this situation, Master 2 resets counting a clock pulse in the high level and sets the SCL pin to the low level.

Master 1 finishes counting a clock pulse in the low level at point "b" and sets the SCL pin to the high level. Since Master 2 holds the SCL line of the bus at the low level, Master 1 waits for counting a clock pulse in the high level. After Master 2 sets a clock pulse to the high level at point "c" and detects the SCL line of the bus at the high level, Master 1 starts counting a clock pulse in the high level.

The clock pulse on the bus is determined by the master device with the shortest high-level period and the master device with the longest low-level period from among those master devices connected to the bus.

(4) Slave address and address recognition mode specification

When the serial bus interface circuit is used with an addressing format to recognize the slave address, clear the ALS (bit 0 in I2CAR) to "0", and set the SA (bits 7 to 1 in I2CAR) to the slave address.

When the serial bus interface circuit is used with a free data format not to recognize the slave address, set the ALS to "1". With a free data format, the slave address and the direction bit are not recognized, and they are processed as data from immediately after start condition.

(5) Master/slave selection

Set the MST (bit 7 in SBICRB) to "1" for operating a serial bus interface circuit as a master device. Clear the MST for operation as a slave device. The MST is cleared to "0" by the hardware after a stop condition on the bus is detected or arbitration is lost.

(6) Transmitter / receiver selection

Set the TRX (bit 6 in SBICRB) to "1" for operating a serial bus interface circuit as a transmitter. Clear the TRX for operation as a receiver. When data with an addressing format is transferred in the slave mode, the TRX is set to "1" by a hardware if the direction bit $(R\overline{W})$ sent from the master device is "1", and is cleared to "0" by a hardware if the bit is "0". In the master mode, after an acknowledge signal is returned from the slave device, the TRX is cleared to "0" by a hardware if a transmitted direction bit is "1", and is set to "1" by a hardware if it is "0". When an acknowledge signal is not returned, the current condition is maintained.

The TRX is cleared to "0" by the hardware after a stop condition on the bus is detected or arbitration is lost.

The following table shows TRX changing conditions in each mode and TRX value after changing.

Mode	Direction bit	Conditions	TRX after changing
Slave mode	"0"	A received slave address is the same	"0"
	"1"	value set to I2CAR	"1"
Master mode	"0"	ACK signal is returned	"1"
	"1"		″o "

When a serial bus interface circuit operates in the free data format, a slave address and a direction bit are not recognized. They are handled as data just after generating a start condition. The TRX is not changed by a hardware.

(7) Start / Stop condition generation

When the BB (bit 5 in SBICRB) is "0", a slave address and a direction bit which are set to the SBIDBR are output on a bus after generating a start condition by writing "1" to the MST, TRX, BB and PIN. It is necessary to set transmitted data to the data buffer register (SBIDBR) and set "1" to ACK beforehand.




Figure 2.9.9 Start Condition Generation and Slave Address Generation

When the BB is "1", sequence of generating a stop condition is started by writing "1" to the MST, TRX and PIN, and "0" to the BB. Do not modify the contents of MST, TRX, BB and PIN until a stop condition is generated on a bus.




Figure 2.9.10 Stop Condition Generation

When a stop condition is generated and the SCL line on a bus is pulled-down to low level by another device, a stop condition is generated after releasing the SCL line.

The bus condition can be indicated by reading the contents of the BB (bit 5 in SBISRB). The BB is set to "1" when a start condition on a bus is detected and is cleared to "0" when a stop condition is detected.

(8) Interrupt service request and cancel

When a serial bus interface circuit is a master mode and transferring a number of clocks set by the BC and the ACK is complete, a serial bus interface interrupt request (INTSBI) is generated.

In a slave mode, the INTSBI is generated when the received slave address is the same as the value set to the I2CAR and an acknowledge signal is output, when a "GENERAL CALL" is received and an acknowledge signal is output, or when transferring or receiving data is complete after the received slave address is the same as the value set to the I2CAR and a "GENERAL CALL" is received.

When a serial bus interface interrupt request occurs, the PIN (bit 4 in SBISRB) is cleared to "0". During the time that the PIN is "0", the SCL pin is pulled-down to low level.

Either writing or reading data to or from the SBIDBR sets the PIN to "1".

The time from the PIN being set to "1" until the SCL pin is released takes t_{LOW} .

Although the PIN (bit 4 in SBICRB) can be set to "1" by the program, the PIN is not cleared to "0" when it is written "0".

(9) Serial bus interface operating mode selection

The SBIM (bit 3 and 2 in SBICRB) is used to specify a serial bus interface operation mode. Set the SBIM to "10" in order to change a operation mode to I²C bus mode. Before changing operation mode, confirm serial bus interface pins in a high level. And switch a mode to port after confirming that a bus is free.

(10) Arbitration lost detection monitor

Since more than one master device can exist simultaneously on a bus in the I²C bus mode, a bus arbitration procedure is implemented in order to guarantee the contents of transferred data. Data on the SDA line is used for bus arbitration of the I²C bus.

The following shows an example of a bus arbitration procedure when two master devices exist simultaneously on a bus. Master 1 and Master 2 output the same data until point "a". After Master 1 outputs "1" and Master 2, "0", the SDA line of a bus is wired AND and the SDA line is pulled-down to the low level by Master 2. When the SCL line of a bus is pulled-up at point "b", the slave device reads data on the SDA line, that is data in Master 2. Data transmitted from Master 1 becomes invalid. The state in Master 1 is called "arbitration lost". A master device which loses arbitration releases the SDA pin and the SCL pin in order not to effect data transmitted from other masters with arbitration. When more than one master sends the same data at the first word, arbitration occurs continuously after the second word.




Figure 2.9.11 Arbitration Lost

The serial bus interface circuit compares levels of a SDA line of a bus with its those SDA pin at the rising edge of the SCL line. If the levels are unmatched, arbitration is lost and the AL (bit 3 in SBISRA) is set to ".1".

When the AL is set to "1", the MST and TRX are cleared to "0" and the mode is switched to a slave receiver mode.

The AL is cleared to. "0" by writing or reading data to or from the SBIDBR or writing data to the SBICRB.




Figure 2.9.12 Example when a serial bus interface circuit is a Master B

(11) Slave address match detection monitor

The AAS (bit 2 in SBISRB) is set to "1" in a slave mode, in an address recognition mode (ALS = 0), when receiving "GENERAL CALL" or a slave address with the same value that is set to the I2CAR. When the ALS is "1", the AAS is set to "1" after receiving the first 1 word of data. The AAS is cleared to "0" by writing or reading data to or from a data buffer register.

(12) GENERAL CALL detection monitor

The AD0 (bit 1 in SBISR) is set to "1" in a slave mode, when all 8-bit received data is "0" immediately after a start condition. The AD0 is cleared to "0" when a start or stop condition is detected on a bus.

(13) Last received bit monitor

The SDA value stored at the rising edge of the SCL is set to the LRB (bit0 in SBISRB). In the acknowledge mode, immediately after an INTSBI interrupt request is generated, an acknowledge signal is read by reading the contents of the LRB.

2.9.8 Data Transfer in I²C bus Mode

(1) Device Initialization

Set the ACK in SBICRA to "1", the BC to "000". Specify the data length to 8 bits to count clocks for an acknowledge signal. Set a transfer frequency to the SCK in SBICRA.

Next, set the slave address to the SA in I2CAR and clear the ALS to "0" to set an addressing format. After confirming that the serial bus interface pin is high-level, for specifying the default setting to a slave receiver mode, clear "0" to the MST, TRX and BB in SBICRB, set "1" to the PIN, "10" to the SBIM, and "0" to bits 1 and 0.

Note: The initialization of a serial bus interface circuit must be complete within the time from all devices which are connected to a bus have initialized to and device does not generate a start condition. If not, there is a possibility that another device starts transferring before an end of the initialization of a serial bus interface circuit. Data cannot be received correctly.

(2) Start Condition and Slave Address Generation

Confirm a bus free status (when BB = 0).

Set the ACK to "1" and specify a slave address and a direction bit to be transmitted to the SBIDBR. When the BB is "0", the start condition is generated and the slave address and the direction bit which are set to the SBIDBR are output on a bus by writing "1" to the MST, TRX, BB, and PIN. An INTSBI interrupt request occurs at the 9th falling edge of a SCL clock cycle, and the PIN is cleared to "0". The SCL pin is pulled-down to the low level while the PIN is "0". When an interrupt request occurs, the TRX changes by the hardware according to the direction bit only when an acknowledge signal is returned from the slave device.

Note 1: Do not write a slave address to be output to the SBIDBR while data is transferred. If data is written to the SBIDBR, data to been outputting may be destroyed.

Note 2: The bus free must be confirmed by software within 98.0 µs (the shortest transmitting time according to the I²C bus standard) after setting of the slave address to be output. Only when the bus free is confirmed, set "1" to the MST, TRX, BB, and PIN to generate the start conditions. If the start conditions are generated without writing "1" to them, transferring may be executed by other masters between the time when the slave address to be output to the SBIDBR is written and the time when "1" is written to the MST, TRX, BB, and PIN in the SBICRB. Thus, the slave address may be corrupted.




Figure 2.9.13 Start Condition Generation and Slave Address Transfer

(3) 1-word Data Transfer

Check the MST by the INTSBI interrupt process after an 1-word data transfer is completed, and determine whether the mode is a master or slave.

a. When the MST is "1" (Master mode)

Check the TRX and determine whether the mode is a transmitter or receiver.

① When the TRX is "1" (Transmitter mode)

Test the LRB. When the LRB is "1", a receiver does not request data. Implement the process to generate a stop condition (described later) and terminate data transfer.

When the LRB is "0", the receiver requests new data. When the next transmitted data is other than 8 bits, set the BC, set the ACK to "1", and write the transmitted data to the SBIDBR. After writing the data, the PIN becomes "1", a serial clock pulse is generated for transferring a new 1-word of data from the SCL pin, and then the 1-word data is transmitted. After the data is transmitted, and an INTSBI interrupt request occurs. The PIN become "0" and the SCL pin is set to low level. If the data to be transferred is more than one word in length, repeat the procedure from the LRB test above.




Figure 2.9.14 Example of when BC = "000", ACK = "1"

② When the TRX is "0" (Receiver mode)

When the next transmitted data is other than of 8 bits, set the BC again. Set the ACK to "1" and read the received data from the SBIDBR (reading data is undefined immediately after a slave address is sent). After the data is read, the PIN becomes "1". A serial bus interface circuit outputs a serial clock pulse to the SCL to transfer new 1-word of data and sets the SDA pin to "0" at the acknowledge signal timing.

An INTSBI interrupt request occurs and the PIN becomes "0". Then a serial bus interface circuit outputs a clock pulse for 1-word of data transfer and the acknowledge signal each time that received data is read from the SBIDBR.




Figure 2.9.15 Example of when BC = "000", ACK = "1"

When a transmitter receives the negative-acknowledge signal, it must terminate transmitting data. Clear the ACK to "0" before reading data which is 1-word before the last data to be received. A serial bus interface circuit does not generate a clock pulse for the acknowledge signal. After the data transmitted and an interrupt request has occurred, set the BC to "001" and read the data. A serial bus interface circuit generates a clock pulse for a 1-bit data transfer. Since the master device is a receiver, the SDA line on a bus keeps the high-level. The transmitter receives the high-level signal as an ACK signal. The receiver indicates to the transmitter that data transfer is complete.

After 1-bit data is received and an interrupt request has occurred, a serial bus interface circuit generates a stop condition and terminates data transfer.




Figure 2.9.16 Termination of Data Transfer in Master Receiver Mode

b. When the MST is "0" (Slave mode)

In the slave mode, a serial bus interface circuit operates either in normal slave mode or in slave mode after losing arbitration.

In a slave mode, an INTSBI interrupt request occurs when a serial bus interface circuit receives a slave address or a "GENERAL CALL" from a master device, or when a "GENERAL CALL" is received and data transfer is complete after matching a received slave address. A serial bus interface circuit changes to a slave mode if it is losing arbitration in the master mode. And an INTSBI interrupt request occurs when word data transfer terminates after losing arbitration. When an INTSBI interrupt request occurs, the PIN (bit 4 in the SBICRB) is reset, and the SCL pin is pulled-down to the low-level. Either reading or writing from or to the SBIDBR or setting the PIN to "1", releases the SCL pin after taking t_{LOW} time.

Check the AL (bit 3 in the SBISRB), the TRX (bit 6 in the SBISRB), the AAS (bit 2 in the SBISRB), and the ADO (bit 1 in the SBISRB) and implements processes according to conditions listed in the next table.

Table 2.9.1 Operation in The Slave Mode

TRX	AL	AAS	AD0	Conditions	Process
1	1	1	0	A serial bus interface circuit loses arbitration when transmitting a slave address and receives a slave address of which the value of the direction bit sent from another master is "1".	Set the number of bits in 1 word to the BC and write transmitted data to the SBIDBR.
	0	1	1	In the slave receiver mode, a serial bus interface circuit receives a slave address of which the value of the direction bit sent from the master is "1".	
		0	0	In the slave transmitter mode, 1-word data is transmitted.	Test the LRB. If the LRB is set to "1", set the PIN to "1" since the receiver does not request next data. Then, reset the TRX to release the bus. If the LRB is set to "0", set the number of bits in 1-word to the BC and write transmitted data to the SBIDBR since the receiver requests next data.
0	1	1	1/0	A serial bus interface circuit loses arbitration when transmitting a slave address and receives a slave address or a "GENERAL CALL" of which the value of the direction bit sent from another master is "0".	Read the SBIDBR for setting the PIN to "1" (reading dummy data) or write "1" to the PIIN.
		0	0	A serial bus interface circuit loses arbitration when transmitting a slave address or data and terminates transferring word data.	
	0	1	1/0	In the slave receiver mode, a serial bus interface circuit receives a slave address or "GENERAL CALL" of which the value of the direction bit sent from the master is "0".	
		0	1/0	In the slave receiver mode, a serial bus interface circuit terminates receiving of 1-word data.	

(4) Stop Condition Generation

When the BB is "1", a sequence of generating a stop condition is started by setting "1" to the MST, TRX, and PIN, and clear "0" to the BB. Do not modify the contents of the MST, TRX, BB, PIN until a stop condition is generated on a bus.

When a SCL line on a bus is pulled-down by other devices, a serial bus interface circuit generates a stop condition after they release a SCL line.




Figure 2.9.17 Stop Condition Generation

(5) Restart

Restart is used to change the direction of data transfer between a master device and a slave device during transferring data. The following explains how to restart a serial bus interface circuit.

Clear "0" to the MST, TRX and BB and set "1" to the PIN. The SDA pin retains the high-level and the SCL pin is released. Since a stop condition is not generated on a bus, a bus is assumed to be in a busy state from other devices. Test the BB until it becomes "0" to check that the SCL pin a serial bus interface circuit is released. Test the LRB until it becomes "1" to check that the SCL line on a bus is not pulled-down to the low-level by other devices. After confirming that a bus stays in a free state, generate a start condition with procedure (2).

In order to meet setup time when restarting, take at least 4.7 μ s of waiting time by software from the time of restarting to confirm that a bus is free until the time to generate a start condition.




Figure 2.9.18 Timing Diagram when Restarting The TMP88CM38A/P38A

2.9.9 Clocked-synchronous 8-bit SIO Mode Control

The following registers are used to control the serial bus interface (SBI) and monitor the operation in the clocked-synchronous 8-bit SIO mode.

Serial Bu	s Interfa	ce Co	ntrol Reg	ister A		***************************************	***************************************	***************************************	***************************************			
SBICRA	7	6	5 ·	4	3	2	1	0				
(00020 _H)	SIOS	SIOINI	-I SIQ	М	"o" [SCK] (1	nitial value: 0000 *000)		
	SIOS	Inc	dicate trans	fer start	/ stop		0: Stop 1: Start					
	SIOINE	ı Co	ntinue / abo	ort trans	fer		0: Continue transfer 1: Abort transfer (automatically cleared after abort)					
	SIOM Transfer mode select				01: 10:	00: 8-bit transmit mode 01: reserved 10: 8-bit transmit / receive mode 11: 8-bit receive mode						
	SCK	Serial clock selection SCK (At fc = 16 MHz, Output on SCK pin)					0: 1000.0 1: 500.0 0: 250.0 1: 125.0 0: 62.5 1: 31.2 10: 15.6 1: Exter	Hz Hz Hz Hz Hz		When DV1CK is "1" 000: 500.0 kHz 001: 250.0 kHz 010: 125.0 kHz 011: 62.5 kHz 100: 31.2 kHz 101: 15.6 kHz 110: 7.8 kHz 111: External clock (Input from SCK pin)	- Write - only	
Serial Bu SBIDBR	Note 4:	When in This ting 2 in SBi Control 12CAR,	ne, control : ICRB) and th	bit 1, 0 in the serie che che che che che che che che che ch	of bus Inter bit 6 in PM rface and i	tace a PXCR nonit	and moni) are rese or the op	tor the o ted.	peration	re reset is occurred. status registers except the SBI gisters are SBICRA, SBICRB, SBIL		
			3		3		l	<u> </u>	– "	'4'-134-1		
	(00021 _H) Note 1: The data which was written into SBIDBR can not be read, since a write buffer and a read buffer are independent in SBIDBR. Therefore, SBIDBR cannot be used with any of read-modify-write instructions such as bit manipulation, etc. Note 2: *; Don't care Serial Bus Interface Control Register B											
SBICRB	7	6	5	4	3	2	1	0				
(00023 _H)	"0"	"0"	"0"	"1"	SBļi	VI	SWRST	1 SWRST	0 (In	itial value: **** 0000)		
	SBIM Serial bus interface operation mode selection						00: Port mode (serial bus interface output disable) 01: SIO mode 10: I ² C bus mode 11: reserved					
	SWRST SWRST	150	ftware rese	t start b	it		Software reset starts by first writing "10" and next writing "01".					
	Note 3: S	witch .	a mode to p) mode a	after confirming that the port i	s high-	
	Note 4: S	BICRB nanipu	is a write-oi llation, etc. it 7 to 5 in Sl					rith any c	of read-m	nodify-write instructions such a	as bit	

Figure 2.9.19 Control Register / Data Buffer Register / Status Register in SIO Mode (1)




Figure 2.9.20 Control Register / Data Buffer Register / Status Register in SIO Mode (2)

(1) Serial clock

a. Clock source

The SCK (bits 2 to 0 in SBICR1) is used to select the following functions.

① Internal clock

In an internal clock mode, any of seven frequencies can be selected. The serial clock is output to the outside on the \overline{SCK} pin. The \overline{SCK} pin becomes a high-level when data transfer starts. When writing (in the transmit mode) or reading (in the receive mode) data cannot follow the serial clock rate, an automatic-wait function is executed to stop the serial clock automatically and hold the next shift operation until reading or writing is complete.




Figure 2.9.21 Automatic Wait Function

② External (SCK = "111")

An external clock supplied to the \overline{SCK} pin is used as the serial clock. In order to ensure shift operation, a pulse width of at least 2 machine cycles is required for both high and low levels in the serial clock. The maximum data transfer frequency is 1 MHz (fc = 16.0 MHz).




Figure 2.9.22 The Maximum Data Transfer Frequency in The External Clock Input

b. Shift edge

The leading edge is used to transmit data, and the trailing edge is used to receive data.

- ① Leading edge

 Data is shifted on the leading edge of the serial clock (at a falling edge of the SCK pin input / output).
- ② Trailing edge

 Data is shifted on the trailing edge of the serial clock (at a rising edge of the SCK pin input / output).




Figure 2.9.23 Shift Edge

(2) Transfer mode

The SIOM (bits 5 and 4 in SBICRA) is used to select a transmit, receive, or transmit/receive mode.

a. 8-bit transmit mode

Set a control register to a transmit mode and write transmit data to the SBIDBR.

After the transmit data is written, set the SIOS to "1" to start data transfer. The transmitted data is transferred from the SBIDBR to the shift register and output to the SO pin in synchronous with the serial clock, starting from the least significant bit (LSB). When the transmit data is transferred to the shift register, the SBIDBR becomes empty. The INTSBI (buffer empty) interrupt request is generated to request new data.

When the internal clock is used, the serial clock will stop and automatic-wait function will be initiated if new data is not loaded to the data buffer register after the specified 8-bit data is transmitted. When transmit new data is written, automatic-wait function is canceled.

When the external clock is used, data should be written to the SBIDBR before new data is shifted. The transfer speed is determined by the maximum delay time between the time when an interrupt request is generated and the time when data is written to the SBIDBR by the interrupt service program.

Transmitting data is ended by cleaning the SIOS to "0" by the buffer empty interrupt service program or setting the SIOINH to "1". When the SIOS is cleared, the transmitted mode ends when all data is output. In order to confirm if data is surely transmitted by the program, set the SIOF (bit 3 in the SBISR) to be sensed. The SIOF is cleared to "0" when transmitting is complete. When the SIOINH is set, transmitting data stops. The SIOF turns "0".

When the external clock is used, it is also necessary to clear the SIOS to "0" before new data is shifted; otherwise, dummy data is transmitted and operation ends.




Figure 2.9.24 Transfer Mode

Example: Program to stop transmitting data. (When external clock is used)

STEST1: TEST (SBISRB).SEF

; If SEF = 1 then loop

JRS F, STEST1

STEST2: TEST (P5).3

; If $\overline{SCK} = 0$ then loop

JRS T, STEST2

LD (SBICRA), 00000111B ; $SIOS \leftarrow 0$




Figure 2.9.25 Transmitted Data Hold Time at End of Transmit

b. 8-bit receive mode

Set a control register to a receive mode and the SIOS to "1" for switching to a receive mode.

Data is received from the SI pin to the shift register in synchronous with the serial clock, starting from the least significant bit (LSB). When the 8-bit data is received, the data is transferred from the shift register to the SBIDBR. The INTSBI (buffer full) interrupt request is generated to request of reading the received data. The data is read from the SBIDBR by the interrupt service program.

When the external clock is used, since shift operation is synchronized with the clock pulse provided externally, the received data should be read from SBIDBR before next serial clock is input. If the received data is not read, further data to be received is canceled. The maximum transfer speed when the external clock is used is determined by the delay time between the time when an interrupt request is generated and the time when received data is read.

Receiving data is ended by clearing the SIOS to "0" by the buffer full interrupt service program or setting the SIOINH to "1". When the SIOS is cleared, received data is transferred to the SBIDBR in complete blocks. The received mode ends when the transfer is complete. In order to confirm if data is surely received by the program, set the SIOF (bit 3 in SBIDBR) to be sensed. The SIOF is cleared to "0" when receiving is complete. After confirming that receiving has ended, the last data is read. When the SIOINH is set, receiving data stops. The SIOF turns "0" (the received data becomes invalid, therefore no need to read it).

Note: When the transfer mode is switched, the SBIDBR contents are lost. In case that the mode needs to be switched, receiving data is concluded by clearing the SIOS to "0", read the last data, and then switch the mode.




Figure 2.9.26 Receive Mode (Example: Internal clock)

c. 8-bit transmit / receive mode

Set a control register to a transmit / receive mode and write data to the SBIDBR. After the data is written, set the SIOS to "1" to start transmitting / receiving. When transmitting, the data is output from the SO pin on the leading edges in synchronous with the serial clock, starting from the least significant bit (LSB). When receiving, the data is input to the SI pin on the trailing edges of the serial clock. 8-bit data is transferred from the shift register to the SBIDBR, and the INTSBI interrupt request occurs. The interrupt service program reads the received data from the data buffer register and writes data to be transmitted. The SBIDBR is used for both transmitting and receiving. Transmitted data should always be written after received data is read.

When the internal clock is used, automatic-wait function is initiated until received data is read and next data is written.

When the external clock is used, since the shift operation is synchronized with the external clock, received data is read and transmitted data is written before new shift operation is executed. The maximum transfer speed when the external clock is used is determined by the delay time between the time when an interrupt request is generated and the time when received data is read and transmitted data is written.

Transmitting / receiving data is ended by cleaning the SIOS to "0" by the INTSBI interrupt service program or setting the SIONH to "1". When the SIOS is cleared, received data is transferred to the SBIDBR in complete blocks. The transmit / receive mode ends when the transfer is complete. In order to confirm if data is surely transmitted / received by the program, set the SIOF (bit 3 in SBISRB) to be sensed. The SIOF becomes "0" after transmitting / receiving is complete. When the SIONH is set, transmitting / receiving data stops. The SIOF turns "0".

Note: When the transfer mode is switched, the SBIDBR contents are lost. In case that the mode needs to be switched, conclude transmitting / receiving data by clearing the SIOS to "0", read the last data, and then switch the transfer mode.




Figure 2.9.27 Transmit / Receive Mode (Example: Internal clock)




Figure 2.9.28 Transmitted data hold time at end of transmit / receive

2.10 Remote Control Signal Preprocessor / External Interrupt 3 Input Pin

The remote control signal waveform can be determined by inputting the remote control signal waveform from which the carrier wave was eliminated by the receive circuit to P30 (INT3 / RXIN) pin. When the remote control signal preprocessor / external interrupt 3 pin is also used as the P30 port, set the P30 port output latch to "1". When it is not used as the remote control signal preprocessor/external interrupt 3 input pin, it can be used for normal port.

2.10.1 Configuration




Figure 2.10.1 Remote control signal preprocessor

2.10.2 Remote control signal preprocessor control

When the remote control signal preprocessor is used, operating states are controlled and monitored by the following registers. Interrupt requests also use the remote control signal preprocessor / external interrupt 3 input pin.

- Remote control receive control register 1 (RXCR1)
- Remote control receive control register 2 (RXCR2)
- Remote control receive counter register (RXCTR)
- Remote control receive data buffer register (RXDBR)
- Remote control receive status register (RXSR)

When this pin is used for the external interrupt 3 input, set EINT in RXCR1 to other than "11".




Figure 2.10.2 Remote control receive control register 1, 2

CTR	7											
FEA _H)										7	Read Only (Initial value: 0000 0000)	
	<u> </u>	L				L			A		(mittal value: 0000 0000)	
mote c	ontrol re	ceive c	lata bu	ffer reg	gister							
DBR	7	6	5	4	3	2			0		Read Only	
FEB _H)		1				1					(Initial value: 0000 0000)	
mote c	ontrol re	ceive s	tatus re	gister								
SR	7	6	5	4	3	2		l	0			
									•			
FEC _H)		RBÇ	гм		[OVF		M	RNCM	<u> </u>	(Initial value: 0000 * 000)	
)FEC _H)	RBCTM		ve bit co	unter va	lue	OVF		М		<u> </u>	(Initial value: 0000 ★ 000)	
OFEC _H)	RBCTM OVFF	Rece	ve bit co				SR No ov	erflo	RNCM	1	(Initial value: 0000 ★ 000)	
OFECH)		Recei moni 8-bit	ve bit co tor up-coun buffer re	ter over	flow flag	0: 1: 0:	No ov Overf Uppe	erflow low	RNCM	bit up	(Initial value: 0000 * 000) D-counter < CREGA D-counter ≥ CREGA	Reac

Figure 2.10.3 Remote control receive counter register, data buffer register, status register

Table 2.10.1 Combination of interrupt source and measurement mode

RPOLS .	EINT	RMM	Interrupt source	Measurement mode
	_, 00	00 10 11		→ + + + + + + + + + +
0 .	01	01 10 11		→ ← ← ← ← ← ← ← ← ← ←
	10			→
	11	00 10	Receive end	→
	00	00 10 11		
1	01	01 10 11		→
	10			→ ** ** ** *
	11	00 10	Receive end	

TOSHIBA

2.10.3 Noise elimination time setting

The remote control receive circuit has a noise canceler. By setting RNC in RXCR1, input signals shorter than the fixed time can be eliminated as noise.

Table 2.10.2 Noise elimination time setting (fc = 16 MHz)

RNC	Minimum signal pulse width (s)	Maximum noise width to be eliminated (s)
000	_	-
001	$(2^5 + 5) / fc (2.31 \mu)$	$(2^2 \times 7 - 1) / \text{ fc} (1.69 \ \mu)$
010	$(2^8 + 5) / \text{fc} (16.31 \mu)$	$(2^5 \times 7 - 1) / \text{fc} (13.88 \mu)$
011	$(2^9 + 5) / \text{fc} (32.31 \mu)$	$(2^6 \times 7 - 1) / \text{fc}$ (27.88 μ)
100	$(2^{10} + 5) / fc (64.31 \mu)$	$(2^7 \times 7 - 1) / \text{fc}$ (55.88 μ)
101	$(2^{11} + 5) / fc (128.3 \mu)$	$(2^8 \times 7 - 1) / \text{fc}$ (111.9 μ)
110	$(2^{13} + 5) / fc (512.3 \mu)$	$(2^{10} \times 7 - 1) / \text{fc} (447.9 \mu)$
111	(2 ¹⁴ + 5) / fc (1.024 m)	$(2^{11} \times 7 - 1) / \text{fc} (895.9 \mu)$

2.10.4 Operation

(1) interrupts at rising, falling, or rising / falling edge, and measurement modes

First set EINT and RMM. Next, set RCS to "1"; the 8-bit up-counter is counted up by the internal clock. After measurement, the 8-bit up-counter value is saved in RXCTR. Then, the 8-bit up-counter is cleared, an INT3 request is generated, and the 8-bit up-counter resumes counting.

If the 8-bit up-counter overflows (FF_H) before measurement is completed, an INT3 request is generated and the overflow flag (OVFF) is set to "1". Then, the 8-bit up-counter is cleared. An overflow can be detected by reading OVFF by the interrupt processing. To restart the 8-bit up-counter, set RCS to "1".

Setting RCS to "1" zero-clears OVFF.

TMP88CM38A/P38A




Figure 2.10.4 Rising edge interrupt timing chart (RPOLS = 0)




Figure 2.10.5 Falling edge in:errupt timing chart (RPOLS = 0)




Figure 2.10.6 Rising / falling edge interrupt timing chart

(2) 8-bit receive end interrupts and measurement modes

By determining one-cycle remote control signal as one-bit data set to "0" or one-pulse width remote control signal as one-bit data set to "1", an INT3 request is generated after 8-bit data is received. When "0" is determined, this means the upper four bits in the 8-bit up-counter have not reached the CREGA value. When "1" is determined, this means the upper four bits in the 8-bit up-counter have reached or exceeded the CREGA value. The 8-bit up-counter value is saved in RXCTR after one bit is determined. The determined data is saved, bit by bit, in RXDBR at the rising edge of the remote control signal (when RPOLS = 1, falling edge). The number of bits saved in RXDBR is counted by the receive bit counter and saved in RBCTM. RBCTM is set to "0001B" at the rising edge of the input (when RPOLS = 1, falling edge) after the INT3 request is generated.





Figure 2.10.7 Overflow interrupt timing chart



2.11 8-bit AD Converter (ADC)

The TMP88CM38A/P38A have a 8-bit successive approximation type AD converter.

2.11.1 Configuration




Figure 2.11.1 AD Converter (ADC)

2.11.2 Control register

The following register are used foe AD converter.

- AD converter control register 1 (ADCCRA)
- AD converter control register 2 (ADCCRB)
- AD conversion result register
- (1) AD converter control register 1
 ADCCRA control AD conversion start, AD operation mode select, analog input control and analog input channel select.
- (2) AD converter control register 2
 ADCCRB control AD conversion time select.
- (3) AD conversion result register AD conversion result is stored after end of conversion.
- (4) AD conversion result register For monitoring status of conversion.

Figure 2.11.2 and Figure 2.11.3 show AD converter control register.




Figure 2.11.2 AD Converter Control Register




Figure 2.11.3 AD Converter Result Register

2.11.3 AD Converter Operation

The high side of an analog reference voltage is applied to VDD, and the low side is applied to VSS pin. Dividing a reference voltage between VDD and VSS to the voltage corresponding to a bit by a rudder resistance and comparing it with the analog input voltage converts the AD.

rable 2.7777 Alb Contents operation mode			
Mode	Function		
AD converter disable mode	AD converter stop mode. This mode is always used to change modes.		
Single mode Single AD conversion of the specified 1 channel.			
Trigger start mode	Single AD conversion of 1 channel which specifies input (AD8TRG) from Key-On-Wake-Up circuit as a trigger.		

Table 2.11.1 AD Converter Operation mode

2.11.4 Interrupt

Interrupt occur at the timing when the EOCF bit is set to "1".

2.11.5 AD Converter Operation Modes

When the MCU places in the STOP mode during the AD conversion, the conversion is stopped and the ADCDR2 content becomes indefinite. After returning from the STOP mode, the EOCF and INTADC does not occur. Therefore, the AD conversion must be restarted after returning from the STOP mode.




Figure 2.11.4 AD Conversion Timing chart

(1) AD conversion in STOP mode

When the AD converter stop mode is specified during AD conversion, the AD conversion is stopped immediately. The AD conversion is not implemented, so the undefined value is not written to the AD conversion result register. The AD conversion start commands which occur is the AD converter stop mode are ignored.

This mode is automatically selected by reset.

This mode is used to change the AD converter operation mode.

(2) Single mode

When the AMD (bit 6, 5 to in ADCCRA) set to "01", the AD conversion signal mode

This mode does AD conversion of single channel, and conversion result is stored in ADCDR1. The EOCF (bit 5 in ADCDR2) is set to "1" at end of one conversion, and an interrupt request signal occurs. The EOCF is cleared to "0" by reading the AD conversion registers.

But when the AD conversion is restarted before the ADCDR is read, the EOCF is cleared to "0" and the last AD conversion result is maintained till next conversion end.

During conversion, when the ADRS (bit 7 ADCCRA) set to "1", the AD conversion is breaking and the AD conversion is restarted.




Figure 2.11.5 Single Mode

Example:

The AD conversion starts after 19.5 μ s (at fc = 16 MHz) and AIN4 pin are selected as the conversion time and the analog input channel. Confirming the EOCF, the converted value is read out, and the 8 bits data is stored to address 009FH in RAM. The operation mode is a signal mode.

```
; AIN SELECT
        LD
              (P5), 00000000B
              (P5CR1), 00000000B
        LD
        LD
              (P6), 00000000B
        LD
              (P6CR), 00000000B
              (ADCCRA), 00000100B
        LD
                                        Selects AIN4
        LD
              (ADCCRB), 11011000B
                                        Selects the conversion time and the operation
                                        mode.
        ; AD CONVERT START
        SET
                 (ADCCRA). 7
                                        ADRS = 1
SLOOP:
        TEST
                                        EOCF = 1?
                 (ADCCR2). 5
        JRS
                 T, SLOOP
        ; RESULT DATA READ
                 (0x9E), (ADCDR1)
```

(3) Trigger start mode

The AD conversion of a specified single channel is executed when input (AD8TRG) from Key-On-Wake-Up circuit is set as trigger, the conversion result is stored in the ADCDRH.

The EOCF (bit 5 in ADCCR2) is set to "1" at end of one conversion, and an interrupt request signal occurs.

It needs to be set the STOP mode by bit 5 to 6 in ADCCRA before the AD conversion is executed again.

The analog input voltage is corresponded to the 8-bit digital value converted by the AD as shown in Figure 2.11.6.




Figure 2.11.7 Analog Input Voltage and AD Conversion Result (typ.)

2.11.6 Notice of AD converter

(1) Analog input voltage range

Voltage range of analog input (AINO to AIN5) must be forced from V₅₅ to V_{DD}. If input voltage of which out of range is forced to analog input pin, AD conversion result to unknown. Also, this cause other analog input pin unstable.

(2) I/O port with analog input

Analog input pins (AIN0 to AIN5) are also I/O port. During AD conversion using any analog input pin, don't operate other I/O port with analog input. Because, AD accuracy would be worse a. Also, other electrically swinging port without analog input may cause noise to near analog input pin.

(3) Reduce to noise

Figure 2.11.6 is shown as internal equivalent circuit of analog input pin. Increasing output impedance of analog input supply, cause noise or other non-good condition. Therefore, output impedance of analog input supply must be less than $5k\Omega$. And we recommend to connect capacitance to analog input pin.




Figure 2.11.6 Analog input equivalent circuit and analog input pin

2.12 Key-On-Wake-Up

In this MCU the IDLE mode is also released by Low active port inputs. The low input voltage is regulated higher than the other normal ports. Therefore the ports can be enabled by analog input level.

2.12.1 Configuration




Figure 2.12.1 Key-On-Wake-Up control circuit

2.12.2 Control

P53 to P56 and P60, P61 ports can be controlled by IDLE control register (IDLECR).

It can be configured as enable/disable in one-bit unit. When those pins are used by IDLE mode release, those pins must be set input mode (P5CR1, P5, P6CR, P6, ADCCRA).

IDLE mode is controlled by system control register 2 (SYSCR2) and maskable interrupts. After the individual enable flag (EF5) is set to "1", the IDLE mode must starts. When enabled port input generates INTKWU interrupt, the IDLE mode is released. Low level input voltage in those ports is regulated to less than VDD \times 0.65 (V).

IDLE port monitorring register (IDLEIN) can be used to check state of ports.

INTADEN can enable to generate AD8TRG, which is used as trigger of AD converter trigger start mode. Noise reject circuit eliminate noise, which is less than 24 μ s period.

LECR	7	6	- 5	4	3	2	1	0			
(00FD0 _H)	INTAD EN	*	IDLE EN	IDLE4	IDLE3 EN	IDLE2 EN	IDLE1 EN	IDLE0 EN	(Initial value: 0*00 0000)		
	INTADE	N Se	tting for	AD8TRG		0: di:	sable able				
	IDLE5E	N Se	tting for	KWU5		0: di: 1: en	sable nable			Write	
	IDLE4E	N Se	tting for	KWU4		0: di: 1: en	sable nable				
	IDLE3E	N Se	tting for	KWU3		1	sable nable				
	IDLE2E	N Se	tting for	KWU2		1	sable nable				
	IDLE1E	N Se	tting for	KWU1		0: di: 1: en	sable nable				
	IDLE0EN Setting for KWU0				0. 4:	0: disable 1: enable					
	IDLE0E	N Se	tting for	KWU0							
	Note: *			KWU0							
DLE port	Note: *	; Don	't care								
DLEIN	Note: *	; Don	<i>'t car</i> e registe	r 4	3	1: en	nable 1	0			
DLEIN	Note: *	; Don	<i>'t car</i> e registe	r 4		1: en	nable	0 IDLE0 IN	(Initial value: **00 0000)		
DLEIN	Note: * t monito	; Don	't care registe 5 IDLE IN	r 4 5 IDLE4	IDLE3	2 IDLE2 IN 0: "0	1 IDLE1	IDLE0 IN	(Initial value: **00 0000)		
DLEIN	Note: * t monito	; Don	registe 5 IDLE IN	r 4 5 IDLE4 IN	IDLE3	2 IDLE2 IN 0: "0 1: "1 0: "0	1 IDLE1 IN	IDLE0 IN	(Initial value: **00 0000)		
IDLE port I DLEIN (00FD0 _H)	Note: * t monito 7 * IDLESII	; Don	registe 5 IDLE IN put level	r 4 5 IDLE4 IN of KWU5	IDLE3	1: en 2 IDLE2 IN 0: "0 1: "1 0: "0 1: "1 0: "0	1 IDLE1 IN " detect " detect " detect	IDLE0 IN	(Initial value: **00 0000)	Read	
DLEIN	Note: * t monito 7 * IDLE5I	; Don	registe 5 IDLE IN put level	r 4 5 IDLEA IN of KWU4	IDLE3	1: en 2 IDLE2 IN 0: "0 1: "1 0: "0 1: "1 0: "0 1: "1 0: "0 1: "1	1 IDLE1 IN " detect "	IDLE0 IN	(Initial value: **00 0000)	Read	
DLEIN	Note: * t monito 7 * IDLE5I* IDLE4I*	; Don erring 6 * N In N In	registe 5 IDLE IN put level put level	r 4 5 IDLE4 IN of KWU5	IDLE3 IN	1: en 2 IDLE2 IN 0: "0 1: "1 0: "0 1: "1 0: "0 1: "1 0: "0 1: "1	1 IDLE1 IN detect detec	IDLE0 IN	(Initial value: **00 0000)	-	

Figure 2.12.2 Key-On-Wake-Up control register

2.13 Pulse Width Modulation Circuit Output

The TMP88CM38A/P38A have four 12-bit resolution PWM output channels including two 14-bit resolution selectable and six 7-bit resolution PWM output channels.

DA converter output can easily be obtained by connecting an external low-pass filter. PWM outputs are multiplexed with general purpose I/O ports as; P40 (PWM0) to P47 (PWM7), P50 (PWM8), P51 (PWM9). When these ports are used PWM outputs, the corresponding bits of P4, P5 output latches and input / output control latches should be set to "1".

In STOP mode, PWM output pin keeps high-level. When operation mode is changed from STOP mode to NORMAL mode, PWMCR1A, PWMCR2A, PWMCR1B, PWMCR2B are initialized.

2.13.1 Configuration




Figure 2.13.1 PWM Output Circuit

2.13.2 PWM Output Wave Form

(1) PWM0 to PWM1 Outputs

PWM0 and PWM1 output can be selected 12-bit or 14-bit resolution PWM outputs.

① 12-bit Resolution PWM Output

When these are used as 12-bit PWM output, one period is $T_M = 2^{13}/fc$ [s] (When DV1CK = 0) and $T_M = 2^{14}/fc$ [s] (When DV1CK = 1) and sub-period is $T_S = T_M/16$.

The lower 8-bit of the PWM data latch controls the low level pulse width with a cycle of T_S . The lower 8-bit of the PWM data latch is n (n = 1 to 255), the low level pulse width with a cycle becomes n x t_0 [s] (t_0 = 2/fc [s] when DV1CK = 0, t_0 = 4/fc [s] when DV1CK = 1).

The upper 4-bit of the PWM data latch controls a position to output the additional pulses. When the upper 4-bit of the PWM data latch is m, the additional pulses are generated in each of m periods out of 16 periods contained in a T_M period.

The relationship between the 4-bit data and the position of T_S period where the additional pulses are generated is shown in Table 2.13.1.

Bit position of the lower 4 bits of PWMDRxH Relative position of T_S in T_M period where the additional pulse is generated. (Number of $T_{S(I)}$ is listed) bit 11 bit 10 bit 9 bit 8 a) 0 0 0 0 No additional pulse b) 0 0 0 1 c) 0 0 1 0 4, 12 d) 0 1 0 0 2, 6, 10, 14 e) 1 0 0 0 1, 3, 5, 7, 9, 11, 13, 15

Table 2.13.1 The addition pulse (12 bit mode)

Note: The bit positions of a) to e) can be combined.

2 14-bit Resolution PWM Output

When these are used as 14-bit PWM output, one period is $T_M = 2^{15}/fc$ [s] (When DV1CK = 0) and $T_M = 2^{16}/fc$ [s] (When DV1CK = 1) and sub-period is $T_S = T_M/64$.

The lower 8-bit of the PWM data latch controls the low level pulse width with a cycle of T_S. The lower 8-bit of the PWM data latch is n (n = 1 to 255), the low level pulse width with a cycle becomes n x t₀ [s] (t₀ = 2/fc [s] when DV1CK = 0, t₀ = 4/fc [s] when DV1CK = 1).

The upper 6-bit of the PWM data latch controls a position to output the additional pulses. When the upper 6-bit of the PWM data latch is m, the additional pulses are generated in each of m periods out of 64 periods contained in a T_M period.

The relationship between the 6-bit data and the position of T₅ period where the additional pulses are generated is shown in Table 2.13.2.

	Bitp	osition of	ion of the lower 6 bits of PWMDRxH			RxH	Relative position of T_S in T_M period where the additional
	bit 13	bit 12	bit 11	bit 10	bit 9	bit 8 pulse is generated. (Number of T _{S (I)} is listed)	
a)	0	0	0	0	0	0	No additional pulse
b)	0	0	0	0	0	1	32
c)	0	0	0	0	1	0	16, 48
d)	0	0	0	1	0	0	8, 24, 40, 56
e)	0	0	1	0	0	0	4, 12, 20, 28, 36, 44, 52, 60
f)	0	1	0	0	0	0	2, 6, 10, 14, 18, 22, 26, 30, 34, 38, 42, 46, 50, 54, 58, 62
g)	1	0	0	0	0	0	1, 3, 5, 7, 9, 11, 13, 15, 17, 19, 21, 23, 25, 27, 29, 31, 33, 35, 37, 39, 41, 43, 45, 47, 49, 51, 53, 55, 57, 59, 61, 63

Table 2.13.2 The addition pulse (14 bit mode)

Note: The bit positions of a) to g) can be combined.

(2) PWM2 to PWM3 Outputs

PWM2 and PWM3 output are 12-bit resolution PWM outputs.

One period is $T_M = 2^{13}/\text{fc}$ [s] (When DV1CK = 0) and $T_M = 2^{14}/\text{fc}$ [s] (When DV1CK = 1) and sub-period is $T_S = T_M/16$.

The lower 8-bit of the PWM data latch controls the low level pulse width with a cycle of T_S . The lower 8-bit of the PWM data latch is n (n = 1 to 255), the low level pulse width with a cycle becomes n x t₀ [s] (t₀ = 2/fc [s] when DV1CK = 0, t₀ = 4/fc [s] when DV1CK = 1).

The upper 4-bit of the PWM data latch controls a position to output the additional pulses. When the upper 4-bit of the PWM data latch is m, the additional pulses are generated in each of m periods out of 16 periods contained in a T_M period.

The relationship between the 4-bit data and the position of T_S period where the additional pulses are generated is shown in Table 2.13.1.

(3) PWM4 to PMW9 Outputs

These are 7-bit resolution PWM outputs.

One period is $T_N = 2^8/\text{fc}$ [s] (When DV1CK = 0) and $T_N = 2^9/\text{fc}$ [s] (When DV1CK = 1).

The 7-bit of the PWM data latch controls the low level pulse width with a cycle of T_N . The lower 7-bit of the PWM data latch is k (k = 1 to 127), the low level pulse width with a cycle becomes k x t₀ [s] (t₀ = 2/fc [s] when DV1CK = 0, t₀ = 4/fc [s] when DV1CK = 1).




Figure 2.13.2 PWM output wave form

2.13.3 Control

PWM output is controlled by PWM Control Register (PWMCR1A, PWMCR1B, PWMCR2A, PWMCR2B) and PWM Data Buffer Register (PWMDBR1, PWMDBR2).




Figure 2.13.3 PWM Control Register 1A/1B and PWM Data Buffer Register 1




Figure 2.13.4 PWM Control Register 2A/2B and PWM Data Buffer Register 2




Figure 2.13.5 Binary Counter Control Register

(1) Internal Counter

The internal counter of PWM outputs is a free running counter. The all bits of counter are set to "1" and are not counted up at one of the following conditions.

- ① During reset
- ② The operation mode is changed to STOP or SLOW or SLEEP mode.
- ③ Setting ABORTx (x: 1, 2) to "1".
- ① The START3 to 0 are "0" in 12-bit PWM outputs. The START9 to 4 are "0" in 7-bit PWM outputs.
- (5) The lower 8-bit of PWM data latch in 12-bit PWM outputs is "00_H". The PWM data latch in 7-bit PWM outputs is "00_H".

(2) Outputs control and Programming of PWM data

The PWM outputs are fixed to a high-level immediately when the ABORTx (x: 1, 2) is set to "1". The PWM outputs starts the operation when the STARTx (x: 0 to 9) is set to "1".

The data from the transfer buffer to a PWM data latch is transferred when the all bits of internal counter are set to "1". Therefore, the data is transferred to a PWM data latch immediately when the internal counter is initialized. And the data is transferred to a PWM data latch at the beginning of the next cycle when all bits of the internal counter are not set to "1".

The sequence of writing the output data to PWM data latches is shown as follows;

① PWM0 to PWM1

- 1. Write the channel number of PWM data latch to PWMCHS1 and clear PWMHL to "0".
- 2. Write the lower 8-bit PWM output data to PWMDBR1.
- 3. Write the channel number of PWM data latch to PWMCHS1 and set PWMHL to "1".
- 4. Write the upper 4-bit or 6-bit PWM output data to PWMDBR1.
- 5. Select the resolution of PWM output to RESOLUTIONx (x: 0, 1) and set STARTx (x: 0, 1) to "1".

Note: The upper 4-bit PWM output data of data and the lower 8-bit PWM output data must be write to PWMDBR1 even if the one of them is not changed (Except when lower 8-bit PWM output data is "00H").

② PWM2 to PWM3

- 1. Write the channel number of PWM data latch to PWMCHS1 and clear PWMHL to "0".
- 2. Write the lower 8-bit PWM output data to PWMDBR1.
- 3. Write the channel number of PWM data latch to PWMCHS1 and set PWMHL to "1".
- 4. Write the upper 4-bit PWM output data to PWMDBR1.
- 5. Set STARTx (x: 2, 3) to "1".




Figure 2.13.6 Wave form of PWM0 to PWM3

Note: The upper 4-bit PWM output data of data and the lower 8-bit PWM output data must be write to PWMDBR1 even if the one of them is not changed (Except when lower 8-bit PWM output data is " 00_H ".).

3 PWM4 to PWM9

- 1. Write the channel number of PWM data latch to PWMCHS2.
- 2. Write the lower 7-bit PWM output data to PWMDBR2.
- 3. Set STARTx (x: 4 to 9) to "1".




Figure 2.13.7 Wave form of PWM4 to PWM9

Example: At fc = 16MHz, DV1CK = 0

PWM0 pin outputs a 14-bit resolution PWM wave form with a low-level of 16 μ s width and additional pulse (T_S (16), T_S (32), T_S (48)).

PWM1 pin outputs a 12-bit resolution PWM wave form with a low-level of 8 μ s width and no additional pulse.

PWM4 pin outputs a PWM wave form with a low-level of 4 ps width.

LD (CGCR),00_H ; DV1CK = 0 LD (PWMCR1B),00_H ; Select the lower 8-bit of PWM0 output data latch LD (PWMDBR1),80_H ; $16 \,\mu s \div 2/fc = 80_{H}$ LD (PWMCR1B),01_H ; Select the upper 6-bit of PWM0 output data latch LD (PWMDBR1),03 $_{\rm H}$; Additional pulse (Ts (16), Ts (32), Ts (48)) LD (PWMCR1B),02_H ; Select the lower 8-bit of PWM1 output data latch LD (PWMDBR1),40_H ; $8 \mu s \div 2/fc = 40_H$ LD (PWMCR1B),03_H ; Select the upper 4-bit of PWM1 output data latch LD (PWMDBR1),00_H ; No additional pulse LD (PWMCR1A),0DH ; Start PWM0 and PWM1, PWM0: 14-bit resolution, PWM1: 12-bit resolution

LD (PWMCR2B),00_H ; Select PWM4 output data latch

LD (PWMDBR2),20_H ; $4 \mu s \div 2/fc = 20_H$ LD (PWMCR2A),01_H ; Start PWM4

2.14 Test Video Signal Output for Adjusting TV Screen

The TMP88CM38A/P38A have a built-in video signal output circuit to output necessary signal for TV screen adjustment.

Picture pattern: Total eight types, Monochromatic inversion possible

Output format: Three states (H, L, Hi-Z) output

Comp.Sync duration time L output
Black level / Pedestal duration time Hi-Z output
White level duration time H output

2.14.1 Configuration




Figure 2.14.1 Test video signal output circuit

TOSHIBA TMP88CM38A/P38A

2.14.2 Control

The test video signal output circuit can be controlled with the test video signal control register.

0FE6 _H)	SGEN SG	VBLK SGPAL SGIV SGCHS	SGPAT (Initial Value: 0000 0000)		
	SGEN	SG function selection	0: disable 1: enable		
	SGVBLK	Picture signal for VBLK duration time	0: Output 1: No output		
	SGPAL	PAL/NTSC selection	0: NTSC 1: PAL		
	SGIV	Pattern monochromatic inversion	0: No inversion 1: Inversion	Write only	
	SGCHS	OSD synchronous signal selection	0: Port 1: Pseudo signal circuit		
	SGPAT Display pattern		000: Black on the whole screen 001: White on the whole screen 010: Cross hatch		
	011: Cross dot pattern 100: Cross bar 101: White on the upper side / Black on the lower side				
			110: H signal pattern 111: H resolution pattern		

Figure 2.14.2 Test video signal control register

2.14.3 Functions


Video signal output is to generate monochromatic picture signal output to take easily the necessary tests such as TV screen white adjustment and screen distortion amplitude adjustment implemented on the final manufacturing process of a TV receiver set.

Table 2.14.1 Display pattern and TV screen

Table 2.14.1 Display pattern and TV screen				
	Display pattern	TV screen		
	000 (Black on the whole surface)			
	001 (White on the whole surface)			
	010 (Cross hatch)			
	011 (Cross dot)			
	100 (Cross bar)			
	101 (White on the upper side / Black on the lower side)			
	110 (H signal pattern)	- C 888 32		
	111 (H resolution pattern)			

There are three states of the output to generate picture signal with the external circuit of the resistance divided voltage.

Example of picture output generation)



TOSHIBA

2.15 On-Screen Display (OSD) Circuit

The TMP88CM38A/P38A features a built-in on-screen display circuit used to display characters and symbols on the TV screen. There are 384 characters and any characters can be displayed in an area of 32 columns × 12 lines. With an OSD interrupt, additional lines can be displayed. The functions of the OSD circuit meet the requirements of on-screen display functions of closed caption decoders based on FCC standards.

OSD circuit functions are as follows:

① Number of character fonts : 384

② Number of display characters : 384 (32 columns x 12 lines).

3 Composition of character : 16 x 18 dots

Fringing function : for large, middle and small characters
 Smoothing function : for large and middle characters

Slant function (Italics)

8 Blinking function9 Underline

9 Underline10 Solid space

① Area plane function : 2 planes

1 Full-raster blanking function

Display colors Character colors : 8 or 15 colors (selectable character by character)

Fringe color : 8 or 15 colors (selectable page by page)
Background color : 8 or 15 colors (selectable page by page)
Area plane color : 8 or 15 colors (selectable each of 2 planes)
Raster color : 8 or 15 colors (selectable page by page)
: 256 horizontal steps and 512 vertical steps for code plane

(9) Display position : 256 horizontal steps and 512 vertical steps for code plane

: 512 horizontal steps and 512 vertical steps for Area plane

Window function : 512 vertical steps

16 Half transparency output function

The TMP88CM38A/P38A outputs OSD through 3 planes; code, area, and raster. 3 planes function independently. In addition, they are displayed simultaneously. There is the priority among these 3 planes, so OSDs are displayed on a screen according to the priority.

Code > Area > Raster

① Code plane

Usually, OSD character is displayed on the code plane. The code plane functions as a row displayed on a screen.

The code plane consists of 32 characters \times 1 row and a total of 12 planes. The 12 planes have the priority such as code 1>code 2> \cdots >code 11>code 12.

On the code plane, characters of 16 \times 18 dots is displayed. These fonts are called characters, and read from character ROM and display memory through the character code on the display memory.

② Area plane

The area on a screen is displayed on the area plane.

The area plane can display 2 square areas of any size by specifying coordinates. The 2 planes have the priority such as area plane 1>area plane 2.

2.15.1 Configuration




Figure 2.15.1 OSD Circuit

TOSHIBA TMP88CM38A/P38A

2.15.2 Character ROM and display memory

(1) Character ROM

The character ROM contains 384 character fonts. The user can set fonts as desired. The character ROM consists of 384 characters in 16 x 18 dots (character codes 000_H to $17F_H$). Each dot corresponds to one bit in the character ROM. When a bit in the character ROM is set to "1", the corresponding dot is displayed; if set to "0", the dot is not displayed. The start address in the character ROM corresponding to a character code is determined by the following expression:

Start address in character ROM = $CRA \times 40_H + 20000_H$

Since character code 000_H is used as blank character, the character font for this character code cannot be changed. Write "0" in the data of character code 000_H.

Write the data "FFH" to all unused address (5th bit of an address is "1" and also the lower 4-bits of an address are 2_H to FH) in character ROM.

Figure 2.15.2 (a) shows an example of the character font configuration for the character code 000_H and 001_H, together with the ROM addresses and data.

Figure 2.15.2 (b) shows the character ROM dump list for these 2 character fonts.

Note 1: CRA; Character code (000 $_{\rm H}$ to 17 $F_{\rm H}$).

Note 2: A data can not be read from character ROM by software.

Note 3: When ordering a mask, load the data to character ROM at addresses 20000_H to 25FFF_H.

And the data in unused are of character ROM are must be specified to FF_H.




Figure 2.15.2 Character font configuration and ROM dump list

(2) Display memory

Each character of the 384 characters displayed in 32 columns x 12 lines consists of 16 bits in the display memory. Five data items are written to the display memory: character code, color data, blinking specification, underline enable, and slant enable.

There are two modes for writing display data to the display memory. One mode is used for writing all display data (character code, color data, blinking specification, underline enable, and slant enable) simultaneously. The other mode is used for changing either character codes or the remaining data items (color data, blinking specification, underline enable, and slant enable). How to write display data to the display memory is described in section 2.15.5.7 (1).

Note: The display memory is in an unknown state at reset.

Display memory configuration

- Character code specification register (9 bits) CRA8 to CRA0
- Color data specification register (4 bits) IDT/RDT/GDT/BDT
- Blinking specification register (1 bit) BLF
- Underline enable register (1 bit) EUL
- Slant enable register (1 bit) SLNT




Figure 2.15.3 Display Memory Bit Configuration




Figure 2.15.4 Display Memory Address Configuration

TOSHIBA

2.15.3 OSD Circuit Control

The OSD circuit performs control functions using the OSD control registers which reside in addresses 0001D_H to 0001F_H and 00024_H to 00025_H in the special function registers (SFR), and in addresses 00F80_H to 00FC1_H in the data buffer register (DBR). Section 2.15.5.9 shows the OSD control registers. To write data to the OSD control registers, use the normal data buffer register access method. The OSD control registers are used to set display start position, display character designs (that is, fringing, smoothing, color data, character size, and etc.), display memory addresses, and character codes.

Setting the display on-off control bit, DON, (bit 0 in ORDON) to "1" enables display (starts display). Setting DON to "0" disables display (halts display).

Note: The contents of OSD control registers except PIDS, P67S to P64S are initialized in STOP mode.

2.15.4 OSD Control Register Write / Read

The addresses of the OSD control registers are assigned to the SFR and DBR register.

For writing data to or reading data from the OSD control registers, access the SFR and DBR register in the normal way.

If RGWR register is set to "1" the written data is transferred to the OSD circuit and become valid.

However, while the display line is being scanned, the data written after the display line is scanned is transferred to the OSD circuit and becomes valid.

The registers for writing data to display memory become valid, when its data is written. (VDSMD, PISEL, BKMF, ESMZ, MFYWR, MBK, RDWRV, SVD, ISDC, P67S to P64S, PIDS, YBLCS, MPXS, VDPOL, HDPOL, YBLII, RGBII, YIV, BLIV, RGBIV, IIV, DMA8 to 0, SLNT, EUL, BLF, IDT, RDT, GDT, BDT, CRA8 to 0, and RGWR)

Written data transfer register (1	bit)	RGWR (Bit 2 in ORDON)
"0"	Initialized state	
"1"	Transfers written data to OSD	circuit.
	(After transfer, RGWR is reset t	o 0.)

Note: Don't write "0" to RGWR.

< RGWR timing >

(1) RGWR system




Figure 2.15.5 RGWR System

(2) Transfer timing

① No display area
When having set RGWR to "1" during no display area, the timing OSD register can be transferred is at the falling edge of HD signal.




Figure 2.15.6 Data Transfer Timing in No Display Area

② Display area (including any lines specified as display off by character size)

When having set RGWR to "1" during display area, the timing OSD register can be transferred is at the falling edge of HD signal when the display line has been finished.




Figure 2.15.7 Data Tranfer Timing in Display Area

(3) Flag

RGWR flag is set to "1" during the period from the timing having set RGWR register to "1" to the timing data transfer pulse is generated.

When RGWR flag becomes "0", the data of OSD register can be available. After setting RGWR register to "1", it is possible to write OSD registers even RGWR flag is "1".

2.15.5 OSD function

2.15.5.1 Signal control (Port I/O)

(1) P6 port output select function

This function is used to select whether the contents of port P57, P67 to P64 will be output or I, R, G, B, Y/BL signals of the OSD circuit will be output on pins P57, P67 to P64.

P57 port output select registers (1 bits): PIDS (bit 3 in ORP6S)

	PIDS = 0	PIDS = 1
P57	l	Port

P67 to P64 port output select registers (4 bits): P67S, P66S, P65S, P64S, (bit 7 to 4 in ORP6S)

	P6n\$ = 0	P6nS = 1
P64	R	
P65	G	Port
P66	В	Port
P67	Y/BL	

(2) OSD pin output polarity control function

This function is used to select the polarity of the OSD outputs for RGB, I and Y/BL.

Output polarity control register (4 bits) ··· BLIV, YIV, RGBIV, IIV (bit 3 to 0 In ORIV)

Table 2.15.1 Control of OSD Output Polarity

Symbol	Output port	Data "0"	Data "1"
BLIV	BL	Active High	Active Low
YIV	Y	Active High	Active Low
RGBIV	RGB	Active High	Active Low
IIV	l	Active High	Active Low

(3) OSD pin input polarity control

Input polarity control

Input polarity control register of RIN/GIN/BIN/Y/BLIN (2 bits)

For Y / BLIN YBLII (Bit 5 in ORIV)

For RIN, GIN, and BIN RGBII (Bit 4 in ORIV)

Input polarity control

**||

"0" Active high

"1" Active low

Input polarity control register of HD / VD (2 bits)

 For VD
 VDPOL (Bit 7 in ORIV)

 For HD
 HDPOL (Bit 6 in ORIV)

Input polarity control

**POL

"0" Not invert input signal

"1" Invert input signal

TOSHIBA

(4) Y/BL signal select function

This function is used to select either Y or BL signal output from the Y/BL pin.

Y/BL signal select register (1 bit) ... YBLCS (bit 7 in ORP6S)

"0" ··· Y signal output
"1" ··· BL signal output

Y signal ... Output in all OSD areas (Logical OR for R, G, B, Character data, Fringing data, area

data, etc.)

BL signal ... When EXBL is "0":

Output in all display character areas

. (except for character code 000_H: blank character)

When EXBL is "1":

Output in the whole page

(5) I signal function select

When PISEL (bit 6 in ORETC) is set to "1" and PIDS (bit 3 in ORP6S) is set to "0", Port 57 (I pin) can be used as Half Transparency / Half Tone through an extra circuit.

At Half Transparency / Half Tone function, contents of IDT (bit 3 in ORDSN) is make no sense. Therefore character color are limited to 8 colors.

Similarly background color, fringing color, raster plane color and area plane color are limited to 8 colors.

When PISEL (bit 6 in ORETC) sets to "0" and, PIDS (bit 3 in ORP6S) set to "0", 15 colors to be selectable.

(6) R, G, B, Y / BL Internal / external signal select.

Selects either R, G, B, and Y / BL signals from the internal OSD circuit, or RIN, GIN, BIN, and Y / BLIN signals from external input.

"00" Simultaneous output (Signal from the OSD circuit has higher priority.)

"01" Output of signal from internal OSD circuit

"10" Output of signal from external input

"11" Simultaneous output (External input, signal has higher priority.)

2.15.5.2 OSD data output format control

(1) Scan mode

The double scan mode is used to handle non-interlaced scanning TV. When double scan mode is enabled, the vertical display counter increases every 2 scan lines and a vertical size of a dot is double. This function is enabled by setting VDSMD (bit 7 in ORETC) in the OSD control register to "1".

Scan mode select register (1 bit) ··· VDSMD (bit 7 in ORETC)

"0" ··· Normal mode
"1" ··· Double scan mode

Note 1: The data written to those control register is transferred to the OSD circuit and become valid when the data is written.

Note 2: When OSD circuit is used on an interlace scanning TV, a jitter elimination circuit must be enabled and set AFLD to "1" in JECR.

Table 2.15.2 The difference of 2 types of scan mode

	Normal mode	Double scan mode
Specification Unit of vertical display start position	1 scan line	2 scan lines
1 dot height		Normal mode height ×2




Figure 2.15.8 Scan mode

2.15.5.3 Display position control

(1) Code display position setting

① Horizontal display start position

The horizontal display start position can be set in 256 steps by writing to OSD control registers HS17 to HS10 (bit 7 to 0 in ORHS1). The value is in common with all lines.

Specification unit: 2 T_{OSC} Specification steps: 256

Specification horizontal display start position: Line 1 to 12: HS17 to HS10 (ORHS1)

 $HS1 = (HS17 \text{ to } HS10)_{H} \times 2T_{OSC} + 20T_{OSC} \text{ (Line1 to 12)}$

Note 1: T_{OSC} ; One cycle of OSD oscillation (normal mode) or $\frac{1}{2}$ cycle of OSD oscillation (double speed mode).

Note 2: The data written to these control registers is transmitted to OSD circuit by setting RGWR (bit 2 in ORDON) to "1".

② Vertical display start position

The vertical display start position can be specified for each display line using 512 steps by writing to VSn8 to VSn0 (in ORVSn (n;1 to 12)).

Specification unit: 1 scan line (Normal mode)

Specification steps: 512

Specification vertical display start position: Line1: VS18 to VS10 (ORVS 1)

Line2: VS28 to VS20 (ORVS 2)

Line12: VS128 to VS120 (ORVS 12)


Line n: $VSn = (VSn8 to VSn0)_{H} \times 1T_{HD} (n : 1 to 12)$

Note1: T_{HD} ; One cycle of \overline{HD} signal (normal mode) or two cycle of \overline{HD} signal (double scan mode).

Note2: The data written to these control registers is transmitted to OSD circuit by setting RGWR (bit 2 in ORDON) to "1".

Note3: If display lines are overlapped each other, previous display line is enabled and next line is disabled. If vertical display start positions of two or more lines are set on same value, high priority line is enabled. Lines of OSD (VS1 to VS12) are fixed priority levels as follows:

Set the vertical display start position not to overlap display lines.



Occasion of overlapping

Note4: The line which is displayed off is managed as a small size character line.

Note5: Transfer the contents of vertical display start position registers into OSD circuit before the position of the scanning line coincides with their own vertical display start position.

(2) Area display position setting

The planes have the priority such as Code plane > Area plane 1 > Area plane 2 > Raster plane.

① Horizontal display start position

The horizontal display start position can be set in 512 steps by writing to OSD control registers AHSn8 to AHSn0 (bit 8 to 0 in ORAHSn). And also display stop position is correspond to AHEn8 to AHEn0 (bit 8 to 0 in ORAHEn). (n;1 to 2)

Horizontal display start position

 $AHSn = (AHSn8 to AHSn0)_H \times 2T_{OSC}$

AHEn = $(AHEn8 \text{ to } AHEn0)_H \times 2T_{OSC}$

Note: Tosc; One cycle of OSD oscillation.

② Vertical display start position

The vertical display start position can be set in 512 steps by writing to OSD control registers AVSn8to AVSn0 (bit 8 to 0 ORAVSn). And also display stop position is correspond to AVEn8 to AVEn0 (bit 8 to 0 in ORAVEn). (n;1 to 2)

Vertical display start position

 $AVSn = (AVSn8 to AVSn0)_H \times T_{HD}$

 $AVEn = (AVEn8 \text{ to } AVEn0)_H \times T_{HD}$

Note: THD; One cycle of HD signal.




Figure 2.15.9 TV scan image

2.15.5.4 Character ornamentation control

(1) Character sizes

Character size can be selected line by line from 3 sizes. And display on / off also can be set line by line. Small, middle and large character size and display on / off can be set with OSD control registers CSn (n = 1 to 12, ORCS4, ORCS8, ORCS12) in the OSD control registers.

Character sizes: 3 sizes (Small, middle and large)

Character size and display on / off specification unit: Line Character size select/display on / off register (2 bits x 12)

Line 1: CS1 Line 2: CS2 : :

Line 12: CS12

Table 2.15.3 Character size and display on / off specifications (n;1 to 12)

CSn (Upper bit)	CSn (Lower bit)	Character size	Display on/off
1	1	Small	On
1	0	Middle	On
0	1	Large	On
. 0	0	_	Off

- Note 1: The display off line operates like the width of small character size line thought the character is not displayed.
- Note 2: The data written to these control registers is transmitted to OSD circuit by setting RGWR (bit 2 in ORDON) to "1".
- Note 3: When OSD circuit is used on an interlace scanning TV, a jitter elimination circuit must be enabled and set AFLD to "1" in JECR.
- Note 4: When VDSMD and AFLD are "0", only character of even display dot is displayed. (refer to 2.16 a jitter elimination circuit)

Table 2.15.4 Dot and character sizes

			VDSMD = 0 (Normal mode)		VDSMD = 1 (Double scan mode)			
			Charac	ter size	;	Charac	cter size	
	Dot size		EFRn = 0 (Fringe OFF)	EFRn = 1 (Fringe ON)	Dot size	EFRn = 0 (Fringe OFF)	EFRn = 1 (Fringe ON)	
EULAn = 0	Small	1T _{OSC} × 0.5T _{HD}	16T _{OSC} × 9T _{HD}	16T _{OSC} × 11T _{HD}	1Tosc x 1THD	16T _{OSC} × 18T _{HD}	16T _{OSC} × 20T _{HD}	
(Underline OFF)	Middle	2TOSC X 1THD	32T _{OSC} x 18T _{HD}	32T _{OSC} x 20T _{HD}	2Tosc×2THD	32T _{OSC} × 36T _{HD}	32T _{OSC} × 40T _{HD}	
	Large	4T _{OSC} × 2T _{HD}	64T _{OSC} × 36T _{HD}	64T _{OSC} × 40T _{HD}	4T _{OSC} × 4T _{HD}	64T _{OSC} × 72T _{HD}	64T _{OSC} × 80T _{HD}	
EULAn = 1	Small	1T _{OSC} × 0.5T _{HD}	16T _{OSC} × 12T _{HD}	16T _{OSC} × 13T _{HD}	1T _{OSC} × 1T _{HD}	16T _{OSC} × 24T _{HD}	16T _{OSC} × 25T _{HD}	
(Underline ON)	Middle	2T _{OSC} × 1T _{HD}	32T _{OSC} × 24T _{HD}	32T _{OSC} × 25T _{HD}	2T _{OSC} × 2T _{HD}	32T _{OSC} × 48T _{HD}	32T _{OSC} × 50T _{HD}	
	Large	4T _{OSC} × 2T _{HD}	64T _{OSC} × 48T _{HD}	64T _{OSC} × 50T _{HD}	$4T_{OSC} \times 4T_{HD}$	64T _{OSC} × 96T _{HD}	64T _{OSC} × 100T _{HD}	

Note: T_{OSC} ; One cycle of OSD oscillation T_{HD} ; One cycle of \overline{HD} signal

TOSHIBA TMP88CM38A/P38A




Figure 2.15.10 Character size

(2) Smoothing function

The smoothing function is used to make characters look smooth. Enabling smoothing displays 1/4 dot between two dots connecting corner to corner within a character. Small size character can not be enabled smoothing. Smoothing is enabled by setting ESMZ (bit 4 in ORETC) in the OSD control register to "1".

Smoothing specification unit: Display page Smoothing specification register (1 bit) ... ESMZ (bit 4 in ORETC)

"0" ... Disable smoothing
"1" ... Enable smoothing

Note: Data of the register is transferred to the OSD circuit and become valid when the data is written.




Figure 2.15.11 Available form and Invalid form for Smoothing




Figure 2.15.12 Smoothing example

(3) Fringing function

The fringing function is used to display a character with a fringe width is 1 dot in a different color from that of the character. When a character is displayed with the maximum of 18 vertical dots and 16 horizontal dots, the fringe exceeds right and left, top, and bottom of the character display area. If there is an adjacent character that outer dot is active, then this dot will overrule the fringe in the horizontal direction. Underlines are not fringed.

Fringing is enabled for each line by setting EFR1 to EFR8 (OREFR8) and EFR9 to EFR12 (OREFR12) in the OSD control register to "1".

A color for fringe is specified common to all lines using OSD control registers, IFDT, RFDT, GFDT, and BFDT (bit 3 to 0 in ORBK).

Fringing specification unit: Line

Fringing enable register (1 bit x 12) ··· EFRn (n; 1 to 8) (OREFR8), EFRn (n; 9 to 12) (OREFR12)

"0" ... Disable fringing

"1" ··· Enable fringing

Fringe colors: 8 or 15

Fringe color specification unit: Display page

Fringe color register (4 bits) ··· IFDT, RFDT, GFDT, BFDT (bit 3 to 0 in ORBK)

I signal function select: PISEL (bit 6 in ORETC)

"0" ··· 15 colors specification

I pin can be used to make a half level of R, G, B signal (dark color) through an extra circuit.

"1" ... 8 colors specification

Contents of IDT register is disregarded.

I pin can be used as Half Transparency / Half Tone through an extra circuit.

IFDT	RFDT	GFDT	BFDT	Figure color
arministra minimum	0	0	0	Black
	0	0	1	Blue
	0	1	0	Green
0	0	1	1	Cyan
U	1	0	0	Red
	1	0	1	Magenta
	1	1	0	Yellow
	1	1	1	White:
	0	0	0	Black
	0	0	1	Dark Blue
	0	1	0	Dark Green
4	0	1	1	Dark Cyan
'	1	0	0	Dark Red
	1	n	1	Dark Magenta
·	1	1	0	Dark Yellow
	1	1	1	Grav

Table 2.15.5 Fringe color (15 colors)




Figure 2.15.13 Example circuit for 15 colors by I pin.




Figure 2.15.14 (a) Fringing example

Note: The fringe of 1st column character does not exceed left, and the fringe of 32th character does not exceed right.




Figure 2.15.14 (b) Fringing example




Figure 2.15.14 (c) Fringing example




Figure 2.15.14 (d) Fringing example

(4) Background function

Background color function is used to color the entire background for the character area (refer to Table 2.15.4). Except the character area whose character code is 000_H

This function is specified for each display page by setting EBKGD (bit 7 in ORRCL) in the OSD control register to "1".

A background color is specified for each display page by setting IBDT, RBDT, GBDT, and BBDT (bit 7 to 4 in ORBK) in the OSD control registers. A color specification is same as them for full-raster blanking.

Background specification unit: Display page

Background enable register (1 bit) ... EBKGD (bit 7 in ORRCL)

"0" ... Disable background

"1" ··· Enable background

Background color specification unit: Display page

Background color specification registers (4 bits) ··· IBDT, RBDT, GBDT, BBDT (bit 7 to 4 in ORBK)

I signal function select: PISEL (bit 6 in ORETC)

"0" ··· 15 colors specification

I pin can be used to make a half level of R, G, B signal (dark color) through an extra circuit.

"1" ... 8 colors specification

Contents of IDT register is disregarded.

I pin can be used as Half Transparency / Half Tone through an extra circuit.

	Charles and Charle			
IBDT	RBDT	GBDT	BBDT	Background color
	0	0	0	B!ack
	0	0	1	Blue
	0	1	0	Green
:0	0	1	1	Cyan
0	1	0	0	Red
	1	0	1	Magenta
	1	1	0	Yellow
	1	1	1	White
	0	0	0	Black
	0	0	1	Dark, Blue
	0	1	0	Dark Green
	0	1	1	Dark Cyan
	1	0	0	Dark Red
	1	0	1	Dark Magenta
	1	1	0	Dark Yellow
	1	4	1	Crov

Table 2.15.6 Background color (15 colors)




Figure 2.15.15 Example circuit for 15 colors by I pin.

TOSHIBA




Figure 2.15.16 Background Function

2.15.5.5 OSD display screeen control

(1) Display on / off

This function is used to display characters specified for on / off display.

Display on / off specification unit: Display page
Display on / off specification register (1 bit) ··· DON (bit 0 in ORDON)

"0" ··· Disable display

"1" ··· Enable display

Note: Do not start STOP mode during display is enable.

(2) Window function

This function is used to set upper and lower limit of display page. Window upper limit is specified by WVSH (ORWVSH). Window lower limit is specified by WVSL (ORWVSL). This function is enabled by setting EWDW (bit 1 in ORDON) in the OSD control register to 1.

Window specification unit: Display page
Window function enable specification register (1 bit) ... EWDW (bit 1 in ORDON)

"0" ... Disable window function

"1" ... Enable window function

Window upper limit specification register (9 bits) ... WVSH8 to 0 (ORWVSH)

Window lower limit specification register (9 bits) ... WVSL8 to 0 (ORWVSL)

Window upper and lower limit position ...

When VDSMD is "0" (Normal mode):

WVSII = (WVSII8 to WVSII0) $_{\rm H} \times T_{\rm HD}$ WVSL = (WVSL8 to WVSL0) $_{\rm H} \times T_{\rm HD}$ When VDSMD is "1" (Double scan mode): WVSH = (WVSH8 to WVSH0) $_{\rm H} \times 2T_{\rm HD}$ WVSL = (WVSL8 to WVSL0) $_{\rm H} \times 2T_{\rm HD}$

Note 1: T_{HD} ; One cycle of \overline{HD} signal

Note 2: WVSL > WVSH ≥ "1"

Note 3: Modify the value of window upper and lower limit register as follows:

1. When $WVSH_{NEW} \leq WVSH_{OLD}$

Finish to transfer the new value, during \overline{VD} signal is low or before the position of the scanning line coincides with WVSH_{NEW}.

2. When WVSL > WVSH_{NEW} > WVSH_{OLD}

Finish to transfer the new value, during \overline{VD} signal is low or before the position of the scanning line coincides with WVSH_{OLD}.


3. When WVSL_{NEW} ≤ WVSL_{OLD}

Finish to transfer the new value, during \overline{VD} signal is low or before the position of the scanning line coincides with WVSL_{NEW}.

4. When WVSL_{NEW} > WVSL_{OLD}

Finish to transfer the new value, during \overline{VD} signal is low or before the position of the scanning line coincides with WVSLOLD.

Note 4: It is recommendable that the window function is always enabled (EWDW = "1") and set WVSH to "01H", WVSL to "1FEH". When the window function should be set to disable, clear EWDW to "0" independent of the value which this register has been set from detecting the rising edge of HD signal by software until the falling edge of HD signal.



Correspond to closed caption

Widow display: ON, Area plane display: ON, Background color display: ON, Raster plane display: ON




Figure 2.15.17 If WVSH is on a code plane

TOSHIBA

(3) Full-raster blanking function

Full-raster blanking function is used to color the entire background for the display area (TV screen). When using the full-raster blanking function, set YBLCS (bit 2 in ORP6S) to "1", output BL signal from Y/BL pin, because Y signal cannot delete whole display page from video signal.

This function is specified for each display page by setting EXBL (bit 6 in ORBK) in the OSD register to "1". Color specification is same as them for background color.

Full-raster blanking specification unit: Display page

Full-raster blanking enable register (1 bit) ... EXBL (bit 6 in ORRCL)

"0" ... Disable full-raster blanking "1" ··· Enable full-raster blanking

Full-raster blanking color specification registers (4 bits) ... RCLI, RCLR, RCLG, RCLB

(bit 3 to 0 in ORRCL)

I signal function select: PISEL (bit 6 in ORETC)

"0" ··· 15 colors specification

I pin can be used to make a half level of R, G, B signal (dark color) through an extra circuit.

··· 8 colors specification

Contents of IDT register is disregarded.

I pin can be used as Half Transparency / Half Tone through an extra circuit.

Table 2.15.7 Raster plane color (15 colors)

RCLI	RCLR	RCLG	RCLB	Raster plane color
	0	0	0	Black
	0	0	1	Blue
	0	1	0	Green
0	0	1	1	Cyan
, .	1	0	0	Red
	1	0	1	Magenta
	1	1	0	Yellow
	1	1	1	White
	0	0	0	: Black
	0	0	1	Dark Blue
,	0	1	0	Dark Green
1	0	1	1	Dark Cyan
	1	0	0	Dark Red
	1	0	1	Dark Magenta
	1	1	0	Dark Yellow
	1	1	1	Gray

TOSHIBA TMP88CM38A/P38A

(4) Area plane function

Area plane function is used to display square area to two points on a screen.

Two planes operate independently. They are displayed according to the priority (area plane 1 > area plane 2).

See area plane display position setting in section 2.12.5.3 (2) how to set display positions for each area

Each area plane is set to ON or OFF by AON2 and AON1 (bit 5 and bit 4 in ORRCL).

Area plane colors are set by ACLIx, ACLRx, ACLBx, ACLBx (bit 7 to bit 0 in ORACL, x = 1, 2).

Area plane colors: 8 or 15

Area plane specification unit: plane

Area plane color specification register (8 bit)

Area plane 1: ACLI1/ACLR1/ACLG1/ACLB1 (bit 3 to 0 in ORACL)
Area plane 2: ACLI2/ACLR2/ACLG2/ACLB2 (bit 7 to 4 in ORACL)

I signal function select: PISEL (bit 6 in ORETC)

"0" ··· 15 colors specification

I pin can be used to make a half level of R, G, B signal (dark color) through an extra circuit.

"1" ··· 8 colors specification

Contents of IDT register is disregarded.

I pin can be used as Half Transparency / Half Tone through an extra circuit.

Table 2.15.8 Area plane color (15 colors)

ACLIx	ACLRx	ACLGx	ACLBx	Area plane color
	0	0	0	Black
	0	0	1	Blue
. *	0	1	0	Green
0	0	1	1	Cyan
-	1	0	0	Red
	1	0	1	Magenta
	1	1	0	Yellow
	1	1	1	White
,	0	0	0	BÌack
	0	0	1	Dark Blue
	0	t	0	Dark Green
1	0	1	1	Dark Cyan
	1	0	0	Dark Red
	1	0	1	Dark Magenta
	1	1	0	Dark Yellow
	1	1	1	Gray

(x = 1, 2)

I signal function select

① Using for 15 colors (PISEL = 0)




Figure 2.15.18 TV display and OSD signals (PISEL = 0)

② Using for Half transparency / Half Tone (PISEL = 1)




Figure 2.15.19 TV display and OSD signals (PISEL = 1)

2.15.5.6 Interrupt control

(1) Display line counter

The display line counter indicates number of display line (s) by OSD circuit on the TV screen. The display line counter is a 4-bit counter which is initialized to "0" by the falling edge of the $\overline{\text{VD}}$ signal and which increments when last scanning of each display line is completed (falling edge of the $\overline{\text{HD}}$ signal). It is necessary to be read out display line counter several times, because it does not synchronize CPU clock.

Display line counter register (4 bits) ··· DCTR (bit 3 to 0 in ORIRC)

"0000" ··· No display line is completed.
"0001" ··· 1'st display line is completed.
"0010" ··· 2'nd display line is completed.

"1111" ··· 15'th display line is completed.




Figure 2.15.20 Display line counter

(2) Interrupt generator circuit

An interrupt request is generated when a falling edge of \overline{VD} signal or when line counter (DCTR) is counted to the certain value specified by ISDC.

Interrupt source select register (1 bit) ... SVD (bit4 in ORIRC)

"0" ... Interrupt request generated when the display line counter (DCTR) is counted to the certain value which is specified by ISDC.

"1" ... Interrupt request is generated when a falling edge of VD signal.

Interrupt generation line specification register (4 bits) ... ISDC (bit 3 to 0 in ORIRC)

"0000" ... Interrupt request generated when the display line counter is cleared.

"0001" ··· Interrupt request generated at end points of the last scanning line of the first display line

"0010" ··· Interrupt request generated at end points of the last scanning line of the 2'nd display line

to

"1111" ··· Interrupt request generated at end points of the last scanning line of the 15'th display line

2.15.5.7 Display memory access

(1) Display memory

The display memory is accessed for two purposes, one for writing data to the display memory, and one for reading data from the display memory.

Display memory address specification registers (9 bits) ... DMA8 to MDA0 (ORDMA)

Display memory data write registers

Character code write register (9 bits) ... CRA8 to CRA0 (ORCRA)

Character ornamentation data write registers (7 bits) ··· SLNT, EUL, BLF, IDT, RDT, GDT, and BDT (ORDSN)

Display memory bank select register MBK (ORETC bit 1)

"0" ... When writing either character code or character ornamentation data

"1" ··· When writing both character code and character ornamentation data

- Note 1: These control registers have a characteristic that immediately when a value is written to the register, the content of the register is transferred as valid data to the OSD circuit/display memory.
- Note 2: The data written to the display memory takes effect at the same time it is written. When character code or character ornamentation data is written to the display memory while it is displaying some character, the character may not be displayed correctly. When writing data to the display memory, make sure no character is being displayed in the memory location where you are going to write data.
- Note 3: When writing data to or reading data from the display memory, do not use two-byte transfer instructions such as "LDW(HL),mn LD rr, (pp)." Otherwise, erroneous data may be written to the display memory or data may be written to an incorrect address.
- Note 4: Allow for at least two instruction cycles between a display memory address write instruction and a data write or read instruction. Also, when continuous writing data to or reading data from the display memory, allow for at least two instruction cycles between one write or read instruction and the next. Otherwise, erroneous data may be written to the display memory or data may be written to an incorrect address.
- Note 5: When setting display memory addresses, always be sure to write all of 9 address bits sequentially in order of DMA8 and DMA7 to DMA0.

TOSHIBA

1. Normal mode

In normal mode, the display memory addresses are automatically incremented each time data is read from or written to the memory. Because addresses are automatically incremented, this mode may be used for reading from or writing data to multiple continuous addresses simultaneously.

< Display memory write sequence in normal mode >

- (a) When writing either character code or character ornamentation data
 - (1) Set MFYWR, MBK, and RDWRV all to 0.
 - (2) Write the most significant address bit of the display memory to DMA8. Go on and write the 8 low-order address bits of the display memory to DMA7 to DMA0.
 - (3) Writing character code or character ornamentation data
 - Writing character code
 Write the most significant bit of character code to CRA8. Go on and write the 8 low-order bits of character code to CRA7 through CRA0. At this point in time, the 9 bits of character code written are transferred to the display memory, and DMA8 to DMA0 are automatically incremented.
 - Writing character ornamentation data
 Write character ornamentation data to SLNT, EUL, BLF, IDT, RDT, GDT, and BDT. At this point in time, the character ornamentation data written are transferred to the display memory, and DMA8 to DMA0 are automatically incremented.
 - (4) To write data (character code or character ornamentation data) to continuous addresses, repeat step (3).
- (b) When writing character code and character ornamentation data at a time
 - (1) Set MFYWR to 0, MBK to 1, and RDWRV to 0.
 - (2) Write the most significant address bit of the display memory to DMA8. Go on and write the 8 low-order address bits of the display memory to DMA7 to DMA0.
 - (3) Write character ornamentation data to SLNT, EUL, BLF, IDT, RDT, GDT, and BDT. At this point in time, the character ornamentation written are transferred to the display memory.
 - (4) Write the most significant bit of character code to CRA8. Go on and write the 8 low-order bits of character code to CRA7 to CRA0. At this point in time, the 9 bits of character code written and the character ornamentation data written in step (3) are transferred to the display memory, and DMA8 to DMA0 are automatically incremented.
 - (5) To write data to continuous addresses, repeat steps (3) and (4).

<Display memory read sequence in normal mode>

- (a) When reading either character code or character ornamentation data
 - (1) Set MFYWR to 0, MBK to 0, and RDWRV to 1.
 - (2) Write the most significant address bit of the display memory to DMA8. Go on and write the 8 low-order address bits of the display memory to DMA7 to DMA0.
 - (3) Reading character code or character ornamentation data
 - Reading character code
 Read CRA8. Next, Read CRA7 to CRA0. At this point in time, DMA8 to DMA0 are automatically incremented.
 - Reading character ornamentation data
 Read character ornamentation data SLNT, EUL, BLF, IDT, RDT, GDT, and BDT. At this point in time, DMA8 through DMA0 are automatically incremented.
 - (4) To read data (character code or character ornamentation data) from continuous addresses, repeat step (3).
- (b) When reading character code and character ornamentation data at a time
 - (1) Set MFYWR to 0, MBK to 1, and RDWRV to 1.
 - (2) Write the most significant address bit of the display memory to DMA8. Go on and write the 8 low-order address bits of the display memory to DMA7 to DMA0.
 - (3) Read character ornamentation data SLNT, EUL, BLF, IDT, RDT, GDT, and BDT.
 - (4) Read CRA8. Read the 8 low-order bits of character code, CRA7 through CRA0. At this point in time, DMA8 through DMA0 are automatically incremented.
 - (5) To read data from continuous addresses, repeat steps (3) and (4).

2. Read-modify-write mode

When writing data in read-modify-write mode, the display memory addresses are automatically incremented as in normal mode, but when reading data in this mode, the memory addresses are not automatically incremented.

Therefore, immediately after executing a read from some display memory address, you can execute a write to the same display memory address. After executing a write, the display memory addresses are automatically incremented.

- (a) Reading/writing either character code or character ornamentation data in read-modify-write mode
 - (1) Set MFYWR to 1 and MBK to 0.
 - (2) Write the most significant address bit of the display memory to DMA8. Go on and write the 8 low-order address bits of the display memory to DMA7 to DMA0.
 - (3) Reading character code or character ornamentation data
 - Reading character code
 Read CRA8. Read the 8 low-order bits of character code, CRA7 to CRA0. DMA8 to DMA0 are not incremented.
 - Reading character ornamentation data
 Read character ornamentation data SLNT, EUL, BLF, IDT, RDT, GDT, and BDT. DMA8 to DMA0 are not incremented.

- (4) Writing character code or character ornamentation data
 - Writing character code
 Write the most significant bit of character code to CRA8. Go on and write the 8 low-order bits
 of character code to CRA7 to CRA0. At this point in time, the 9 bits of character code written
 are transferred to the display memory, and DMA8 to DMA0 are automatically incremented.
 - Writing character ornamentation data
 Write character ornamentation data to SLNT, EUL, BLF, IDT, RDT, GDT, and BDT. At this point in time, the character ornamentation data written are transferred to the display memory, and DMA8 to DMA0 are automatically incremented.
- (5) To continue executing read-modify-write operations, repeat steps (2), (3), and (4). To read/write data (character code or character ornamentation data). To continue executing read modify-write mode from continuous addresses, repeat steps (3) and (4).
- (b) Reading/writing both character code and character modification data in read-modify-write mode
 - (1) Set MFYWR to 1, MBK to 1.
 - (2) Write the most significant address bit of the display memory to DMA8. Go on and write the 8 low-order address bits of the display memory to DMA7 to DMA0.
 - (3) Read character ornamentation data SLNT, EUL, BLF, IDT, RDT, GDT, and BDT. DMA8 to DMA0 are not incremented.
 - (4) Read CRA8. Read the 8 low-order bits of character code, CRA7 to CRA0. DMA8 to DMA0 are not incremented.
 - (5) Write character ornamentation data to SLNT, EUL, BLF, IDT, RDT, GDT, and BDT. At this point in time, the character ornamentation data written is transferred to the display memory.
 - (6) Write the most significant bit of character code to CRA8. Go on and write the 8 low-order bits of character code to CRA7 to CRA0. At this point in time, the 9 bits of character code written and the character ornamentation data written in step (5) are transferred to the display memory, and DMA8 to DMA0 are automatically incremented.
 - (7) To continue executing read-modify-write operations, repeat steps (2), (6). (To read/write data to and from continuous addresses in read-modify-write mode, repeat steps (3) to (6).)

RD WR Character Character Character code Character code ornamentation ornamentation MBK = 0INC INC INC INC MFYWR = 0 MBK = 1INC INC MBK = 0INC INC MFYWR = 1 _ INC

Table 2.15.9 Address increment

INC: Automatic address increment at read or write.

-: No address change at data read or write.

Example: Setting a character code (020H) to the display memory (Address: 120H) and setting a character ornamentation (001_H) for character code 020_H and display memory address 120_H.

① MBK = 0

; Set display memory

LD (0x25), 0x01

(0x24), 0x20 ID

; Set character code

LD (0x1F), 0x00

LD (0x1E), 0x20

; Set display memory again

LD' (0x25), 0x01

(0x24), 0x20

; Set character ornamentation

LD (0x1D), 0X01

② MBK = 1

; Set display memory

LD (0x25), 0x01

LD (0x24), 0x20

; Set character ornamentation

(0x1D), 0X01

; Set character code

LD (0x1F), 0x00

LD (0x1E), 0x20

Note: Transfer the contents of display memory which affect displaying characters into OSD circuit, before the position of scanning line coincides with their own vertical display start position.

Character (2)

Characters: 384 (including blank character)

Character specification register (9 bits) ... CRA8 to CRA0 (bit 8 to 0 in ORCRA)

Character code "000_H"

··· Blank character

Character code "001_H" to "017F_H" ... User programmable by character ROM

(3) Character color

Character colors: 8 or 15

Character color specification unit: Character

Character color specification register (4 bits): RDT / GDT / BDT / IDT (bit3 to 0 in ORDSN)

I signal function select: PISEL (bit 6 in ORETC)

"0" ··· 15 colors specification

I pin can be used to make a half level of R, G, B signal (dark color) through an extra circuit.

8 colors specification

Contents of IDT register is disregarded.

I pin can be used as Half Transparency / Half Tone through an extra circuit.

IDT	RDT	GDT	BDT	Character color
	0	0	0	Black
	0	0	1	Blue
	0	1	0	Green
0	0	1	1	Cyan
	1	0	0	Red
	1	0	1	Magenta
	1	1	0	Yellow
	1	1	1	White
	0	0	0	Black
	0	0	1	Dark Blue
	0	1	0	Dark Green
1	0	1	1	Dark Cyan
	1	0	0	Dark Red
	1	0	1	Dark Magenta
,	1	1	0	Dark Yellow
	1	1	1	Gray

Table 2.15.10 Character color (15 colors)




Figure 2.15.21 Example of circuit for 15 color by I pin

(4) Blinking function

Blinking function is used to blink display characters.

When BKMF is "1", characters specified for blinking by BLF are not displayed. (If the background color function is used, the background color is not disappeared.)

Blinking specification unit: Character

Blinking specification register (1 bit) ... BLF (bit 4 in ORDSN)

"0" ··· No blinking

"1" ··· Blinking

Blinking master specification register (1 bit) -- BKMF (bit 5 in ORETC)

"0" ... Disable blinking

"1" ··· Enable blinking (Characters whose BLF are set to "1" are not displayed.)

Note: Regarding the extra dot of the left and/or right character by fringing function, it is not enabled as blink.

TOSHIBA TMP88CM38A/P38A

(5) Underline function

Underline function is used to add a line under a display character. The underline is same color as that of character.

Underline specification unit: Character
Underline enable register (1 bit) ... EUL (Bit 5 in ORDSN)
"0" ... No underline
"1" ... Underline

Underline colors: 8 or 15

Underline color specification registers (4 bits) ··· RDT, GDT, BDT, IDT (Bit 3 to 0 in ORDSN) (refer to Table 2.15.10)




Figure 2.15.22 Underline

(6) Solid space control

Solid space control is used to display one column of solid space to the left and right of 32 columns. Solid space control is used to delete the Video signal in the areas where solid spaces are located in the original display page, then add color to them.

Solid space specification unit: line

Solid space specification register (24 bits)

For line 1 SOL11 and SOL10 (Bits 1 and 0 in ORSOL4)
For line 2 SOL21 and SOL20 (Bits 3 and 2 in ORSOL4)

For line 12 SOL121 and SOL120 (Bits 7 and 6 in ORSOL12)

Solid space specification

The solid space control functions as follows:

 $SOL \times 1/SOL \times 0$ (x = 1 to 12)

Solid space color specification registers (3 bits)

..... RBDT, GBDT, BBDT, IBDT (Bits 3 to 0 in ORBK) (Same color as that of background)




Figure 2.15.23 Solid Space

(7) Slant function

Slant function is used to slant characters for italics.

Note: SLANT function is enabled each characters, and therefore, in case of using background function, this color of the Background is enable as slant. Regarding the extra dots of the left and / or right character by fringing function, it is not enabled as slant.




Figure 2.15.24 Slant

2.15.5.8 Clock generation for OSD display

The TMP88CM38A/P38A have clock generator for OSD display. It can generate a clock from 8 MHz to 24 MHz. The frequency of display clock is specified by ORCLKC and is monitored by ORCLKF.

Display clock frequency specification register: ORCLKC (8 bit) $f_{OSD} = ORCLKC \times 8/T_{Hdhigh}$ (T_{Hdhigh} : High period of \overline{HD} signal)

Display clock frequency locked monitor: ORCLKF (8 bit)

0:unmatched 1:matched




Figure 2.15.25 Clock Generation For OSD Display Control

- Note 1:The ORCLKC is compared with the higher 8-bit of 11-bit binary counter. Therefore, the frequency of display clock contains the tolerance of 3-bit (0 to 2).
- Note 2:The ORCLKC and the higher 8-bit of 11-bit binary counter are not compared after they were matched. The frequency of display clock is drifted by the temperature and voltage and so on Therefore, The ORCLKC must be rewrite by program for monitoring the ORCLKF.
- Note 3: When the ORCLKC and the contents of the higher 8-bit of 11-bit binary counter are matched, the higher 4-bit of ORCLKF is sequentially setted to "1" from bit 7. After that, the higher 4-bit of ORCLKF is setted to "1". The lower 4-bit of ORCLKF is unfixed.

TOSHIBA

2.15.5.9 OSD control registers

Can not access all OSD control registers in any of read-modify-write instructions such as bit operation, etc.

7	6	5	4	3	2	1	0	
VS17	VS16	V\$15	VS14	VS13	VS12	VS11	V\$10	(Initial value: 0000 0000)
-	-	<u> </u>	-	-	-	<u> </u>	VS18	(Initial value: **** ***0)
	7	T	· · · · · · · · · · · · · · · · · · ·	1		······	7	
VS27	VS26	VS25	VS24	V\$23	VS22	VS21	VS20	(Initial value: 0000 0000)
<u> </u>	<u> </u>	<u> </u>	<u> </u>	<u>:</u>	<u> </u>	<u> </u>	VS28	(Initial value: **** ***0)
V\$37	VS36	V\$35	VS34	VS33	VS32	VS31	VS30	(Initial value: 0000 0000)
<u> </u>	<u> </u>	-	<u> </u>		<u> </u>		VS38	(Initial value: **** ***0)
i	<i></i>		:		·	٠	L	(
V547	V546	VS45	V544	VS43	V542	VS41	V540	(Initial value: 0000 0000)
-	-		-	-	-	-	VS48	(Initial value: **** ***0)
	7	7		1	,	T		
V\$57	VS56	VS55	VS54	V\$53	VS52	VS51	VS50	(Initial value: 0000 0000)
<u></u>	<u>: </u>	<u>: </u>	<u> </u>	<u>:</u>	: <u>-</u>	<u>:</u>	VS58	(Initial value: **** ***0)
VS67	VS66	VS65	VS64	VS63	VS62	VS61	VS60	(Initial value: 0000 0000)
<u> </u>	-	-			_	_	VS68	(Initial value: **** ***0)
	·····				i	i		(······
VS77	VS76	V\$75	VS74	VS73	VS72	V\$71	V\$70	(Initial value: 0000 0000)
	-		_	<u> </u>			V\$78	(Initial value: **** ***0)
VS87	VS86	VS85	V\$84	VS83	1,500	1 4504	1/600	# 1:1 1
V367	V.380	V 363	V 384	V 363	V582	VS81	VS80	(Initial value: 0000 0000)
: -	-	: -		! -		! -	VS88	(Initial value: **** ***0)
VS97	VS96	VS95	VS94	VS93	VS92	VS91	VS90	(Initial value: 0000 0000)
-	-	-	-	-	-	-	VS98	(Initial value: **** ***0)
VC107	VS106	VS105	VS104	VS103	VS102	VS101	VS100	(1.11.1
VS107	1 43100	75105	V3104	V 3 1 U 3	V3102	V3101		(Initial value: 0000 0000)
i	i	i	: <u>-</u>	.		 	VS108	(Initial value: **** ***0)
VS117	VS116	V\$115	VS114	VS113	VS112	VS111	VS110	(Initial value: 0000 0000)
<u> </u>	-	-	-	<u> </u>	-	-	VS118	(Initial value: **** ***0)
	************		************	***********		*		
V5127	VS126	VS125	V5124	VS123	VS122	VS121	V5120	(Initial value: 0000 0000)
	<u> </u>	<u> </u>	<u> </u>		_	<u> </u>	VS128	(Initial value: **** ***0)
VSn8 t	- 0 1/2 :	tical displ			I'	······································	***************************************	

(n; 1 to 12)

Note 1: If display lines are overlapped each other, previous display line is enabled and next line is disabled. Set the verτ(cal display start position not to overlap display lines.

Note 2: Transfer the contents of vertical display start position registers into OSD circuit before a position of the scanning line coincides with their own vertical display start position.

	7	6	5	4	3	2	1	0			
ORCS4 (00F9A _H)	cş	4	C	3	CS	2	C	Ş1	(Initial value: 0000 0000)		
ORCS8 (00F9B _H)	cş	8	C:	7	CS	6	C	5 5	(Initial value: 0000 0000)		
ORCS12 (00F9C _H)	CS ₁	12	, cs	11	CS	10	C	ş9	(Initial value: 0000 0000)		
(our sch)	[00: 1	Display of	f		***************************************	Т
	CSn		racter size		play	10:1	.arge size Middle siz imall size				Write only
										(n; 1	to 12)
OREULA8 (00F9D _H)	EULA8	EULA7	EULA6	EULA5	EULA4	EULA3	EULA2	EULA1	(Initial value: 0000 0000)		
OREULA12 (00F9E _H)			<u></u>		EULA12	EULA11	EULA10	EULA9	(Initial value: **** 0000)		
	EULAn	Und line	erline for n	r display	line for		splay off splay on				
										(n; 1	to 12)
	7	6	5	4	3	2	1	0			
OREFR (00F9F _H)	EFR8	EFR7	EFR6	EFR5	EFR4	EFR3	EFR2	EFR1	(Initial value: 0000 0000)		
(00FA0 _H)	<u></u>	EFR12 EFR11 EFR10 EFR9 (Initial value: **** 0000)									
	EFRn		ging enal ster for li		fication		sable frin		эээ гэх эх э	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	Write only
			***************************************							(n; 1	to 12)
	V F	when its position	characte	r size is s ed to no	mall) ind	ependei	nt of its ch	naracter f	l size is increased by one dot (font. Therefore, when a vertical ay line which is overlapped wit	displa	v start
ORCLKF (00FA1 _H)	CK7	CK6	CK5	CK4	CK3	CK2	CK1	CK0	(Initial value: 0000 0000)		
ORCLKC (00FA1 _H)	CKC7	CKC6	CKC5	CKC4	CKC3	CKC2	CKC1	CKC0	(Initial value: 0000 0000)		
	CKn	Disp	lay clock	frequen	cy locked	monito	<u> </u>	***************************************			Read
	CKCn	Disp	lay clock	frequen	cy specifi	cation re	egister				Write
	L			***************************************				······································			only 0 to 7)
ORSLO4 (00FA2 _H)	SLC)4	SL	03	SLO	02	SL	01	; (Initial value: 0000 0000)	(11,	0 (0 7)
ORSLO8 (00FA3 _H)	SLC)8	SL	07	SL) 6	SL	O5	(Initial value: 0000 0000)		
ORSLO12 (00FA4 _H)	SLO	12	SLC	D11	SLC)10	SL	09	(Initial value: 0000 0000)		
	SLOn	Solid	d space fo	or line n		01: 5	olid spac	e display l e display l	ay left of 32 columns right of 32 columns left and right for 32 columns		Write
										(n: 0	to 12)

(n; 0 to 12)

	7	6	5	4	3	2	1	0		
DRBK 00FA5 _H)	IBTD	RBDT	GBDT	BBDT	IFDT	RFDT	GFDT	BFDT	(Initial value: 0000 0000)	
	IBDT/ RBDT/ GBDT/ BBDT	Baci	kground (color sele	oct	0001 0010 0011 0100 0101 0111 1000 1001 1011 1110 1101	: Black : Blue : Green : Cyan : Red : Magent : Yellow : White : Black : Dark blu : Dark cyi : Dark rei : Dark ye : Dark ye	ue een an d agenta		Write
	IFDT/ RFDT/ GFDT/ BFDT	Frin	ging colo	or select		0001 0010 0011 0100 0101 0111 1000 1001 1011 11100 1101	: Black : Blue : Green : Cyan : Red : Magent : Yellow : White : Black : Dark blu : Dark cy: : Dark red : Dark ye : Dark ye : Dark ye : Gray	ue een an d agenta		only

Note: Set IBDT and IFDT to 1 when PISEL (bit 6 in ORETC) sets to 1. Then background color select and fringing color select are 8 variety.

7

ORACL (00FA6_H)

ACLI2 A	CLR2 ACLG2	ACLB2	ACLI1	ACLR1	ACLG1 ACLB1	(Initial value: 0000 0000)	
ACLI2/ ACLR2/ ACLG2/ ACLB2	Area 2 plan	0000: Black 0001: Blue 0010: Green 0011: Cyan 0100: Red 0101: Magenta 0110: Yellow 0111: White 1000: Black 1001: Dark blue 1010: Dark green 1011: Dark cyan 1100: Dark red 1101: Dark magenta 1111: Gray					
ACLI1/ ACLR1/ ACLG1/ ACLB1	Area 1 plan	color sele	ct	0000: 0001: 0010: 0010: 0100: 0101: 0110: 1000: 1010: 1010: 1110: 1110:	Black Blue Green Cyan		Write only
ACL12						parency for area 2 plane ency for area 2 plane	
ACLI1						parency for area 1 plane ency for area 1 plane	

6 5 4 3 2 1 0

Note: Set ACLI2 and ACLI1 to 1 when PISEL (bit 6 in ORETC) sets to 1. Then area 2 plane color select and area 1 plane color select are 8 varity.

(0001D_H)

7 6 5 4 3 0 ORIV VDPOL HDPOL YBLII RGBII YIV **BLIV RGBIV** ΙΙV (Initial value: 0000 0000) (00FBB_H) 0: Non-invert input signal **VDPOL** VD input polarity select 1: Invert input signal 0: Non-invert input signal **HDPOL HD** input polarity select 1: Invert input signal 0: Active high **YBLII** Y/BLIN input polarity select 1: Active low RIN, GIN, BIN input polarity 0: Active high RGRII select 1: Active low Write 0: Active high only YIV Y output polarity select 1: Active low 0: Active high BLIV BL output polarity select 1: Active low 0: Active high **RGBIV** R, G, B output polarity select 1: Active low 0: Active high ΙΙV I output polarity select 1: Active low 4 ORDMA (00024_{H}) DMA7 DMA6 DMA5 DMA4 DMA3 DMA2 DMA1 DMA0 (Initial value: 0000 0000) (00025_{H}) DMA8 (Initial value: **** ***0) Write DMAn Display memory address only (n; 0 to 8) Note. It is necessary to write all bits of display memory address, writting DMA7 to DMA0 after DMA8, when writing display address. 6 0 ORDSN

SLNT ĖUL IDT RDT GDT BDT BLF (Initial value: **** ****) 0: Disable slant Slant enable specification SLNT 1: Enable slant register Underline enable specification 0: Disable underline EUL 1: Enable underline register Blinking enable specification 0: Disable blinking BLF register 1: Enable blinking 0000: Black 0001: Blue 0010: Green 0011: Cyan Read/ 0100: Red Write 0101: Magenta IDT/ 0110: Yellow RDT/ 0111: White Character color select GDT/ 1000: Black BDT 1001: Dark blue 1010: Dark green 1011: Dark cyan 1100: Dark red 1101: Dark magenta 1110: Dark yellow

Note: Set IDT to 1 when PISEL (bit 6 in ORETC) sets to 1. Then character color select is 8 variety.

1111: Gray

ORCRA	7	6 5 4 3	2 1 0						
(0001E _H)	CRA7 C	RA6 CRA5 CRA4 CRA3	CRA2 CRA1 CRA0 (Initial value: ********)						
(0001F _H)	<u> </u>	_ _ _	CRA8 (Initial value: **** ****)						
	CRAn	Character code		Read/ Write					
	Note: W	ite or Read CRA8. And write or re	ead CRA7 to CRA0.	(n; 0 to 8)					
ORWVSH	7	6 5 4 3	2 1 0						
(00FBC _H)	WVSH7 W	VSH6 WVSH5 WVSH4 WVSH3 V	WVSH2 WVSH1 WVSH0 (Initial value: 0000 0000)						
(00FBD _H)	-]	-	WVSH8 (Initial value: **** ***0)						
	WVSLn	Window upper limit position		Write					
	A			(n; 0 to 8)					
oniano.	7	6 5 4 3	2 1 0						
ORWVSL (00FBE _H)	WVSL7 WVSL6 WVSL5 WVSL4 WVSL3 WVSL2 WVSL1 WVSL0 (Initial value: 0000 0000)								
(00FBF _H)	WVSL8 (Initial value: **** ***0)								
	WVSLn	Window lower limit position		Write					
				(n; 0 to 8)					
ORDON	7	6 5 4 3	2 1 0						
(00F80 _H)	- :	[RGWR EWDW DON (Initial value: **** *000)						
	RGWR	Written data transfer control							
	EWDW	Window enable specification register	0: Disable window function 1: Enable window function	Read/ Write					
	DON	Display on / off select	0: Disable display 1: Enable display						

Note 1: *; Don't care

Note 2: All OSD control registers cannot use the read-modify-write instructions. (Bit manipulation instructions such as SET, CLR, etc. and logical operation such as AND, OR, etc.)

ORRCL (00FA7_H)

EBKGD	EXBL	. AON2	AON1	RCLI	RCLR	RCLG	RCLB	(Initial value: 0000 0000)				
EBKGD		ckground ecification		enable		0: No background function 1: Background function enable						
EXBL		III-raster bl ecification	_	nable		0: No Full-raster blanking 1: Full-raster blanking						
AON2		ea 2 plane ecification		nable		0: No area 2 plane display 1: Area 2 plane display enable						
AON1	Area 1 plane display enable specification register					0: No area 1 plane display 1: Area 1 plane display enable						
RCLI// RCLR/ RCLG/ RCLB	Ra	aster plane	color sele	ect	0001 0010 0011 0100 0101 0111 1000 1001 1011 11100 1101	: Black : Blue : Green : Cyan : Red : Magent : Yellow : White : Black : Dark bli : Dark gr : Dark cy : Dark re : Dark m : Dark ye : Dark ye	ue een an d agenta		Write only			

Note: Set RCLI to 1 when PISEL (bit 6 in ORETC) sets to 1. Then raster plane select is 8 variety.

6 5 4 3 2 1 0

		0	1	2	3	4	5	6	7				
	(Initial value: 0000 0000)	AHS10	AHS11	AH512	AHS13	AHS14	AHS15	AHS16	AHS17				
	(Initial value: **** ***0)	AHS18	_	_	_	_	_		_				
	(1.11.1	AUE10	AUC11	ALICTO	AUE43	AUESA	AUE1E	AUESC	ALIETT				
	(Initial value: 0000 0000)	AHE10	AHE11	AHE12	AHE13	AHE14	AHE15	AHE16	AHE17				
	AHE18 (Initial value: **** ***0)												
Wri				1 plane	for area	art point	zontal st	n Hori	AHS1r				
onl		AHE1n Horizontal end point for area 1 plane											
(n; 0 to 8)													
	(Initial value: 0000 0000)	AVS10	AVS11	AVS12	AVS13	AVS14	AVS15	AVS16	AVS17				
	(Initial value: **** ***0)	AVS18	_	_	_	_	_	-	-				
	•					.,							
	(Initial value: 0000 0000)	AVE10	AVE11	AVE12	AVE13	AVE14	AVE15	AVE16	AVE17				
	(Initial value: **** ***0)	VES18	-		-	_	-	-	-				
Wri	AVS1n Vertical start point for area 1 plane												
onl			***************************************			·	ical end		AVE1r				
(n: 0 to 8)			~~~~~~~		·				L.,				
		AUCZO	AUCOI	AHS22	AHS23	AHS24	AHS25	AHS26	AHS27				
		AHS20 AHS28	AHS21	АПЭZZ	An323	An324	Anszs	AH326	АП327				
		An326	.	.	ŧ 	<u> </u>	<u></u>	<u>:</u>	.				
	(Initial value: 0000 0000)	AHE20	AHE21	AHE22	AHE23	AHE24	AHE25	AHE26	AHE27				
	(Initial value: **** ***0)	AHE28	_	_	-	-	-	<u> </u>	_				
·····		AHS2n Horizontal start point for area 2 plane											
1				/ piane	IOF AFPA	ari poini	ZONIAI SI	n joon	AUJU				
Wri				nlana	for area '	nd noint	zontal ar	n Hori	AHEO				
onl				? plane	for area 2	nd point	zontal er	n Hori	AHE2				
				? plane	for area 2	nd point	zontal er	n Hori	AHE2i				
onl	(Initial value: 0000 0000)	AVS20	AVS21	Plane AV\$22	for area 2	AVS24	zontal er	n Hori	AHE2i				
onl	(Initial value: 0000 0000) (Initial value: **** ***0)	AV520 AV528	AV\$21		***************************************		***************************************						
onl	(Initial value: **** ***0)	AVS28	-	AVS22	AVS23	AVS24	AVS25	AVS26	AV\$27				
onl	(Initial value: **** ***0) (Initial value: 0000 0000)	AVS28	AV521 - AVE21		***************************************		***************************************						
onl	(Initial value: **** ***0)	AVS28	-	AVS22	AVS23	AVS24	AVS25	AVS26	AV\$27				
onl	(Initial value: **** ***0) (Initial value: 0000 0000)	AVS28	-	AVS22 - AVE22 -	AVS23 - AVE23 - r area 2 p	AVS24 - AVE24 - point fo	AVS25	AVS26 - AVE26 - N Vert	AV\$27				

(n; 0 to 8)

ORP6S	7	6	5	4	3	2	1	0	1					
(00FBA _H)	P675	P66S	P655.	P64S	PIDS	YBLCS	<u> </u>	/IPXS	(Initial value: 0000 0000)					
	P675 to P645	P6 p	ort outpu	ut select			0: R, G, B, Y/BL signal output 1: Port contents output							
	PIDS	l pir	output s	elect		0: 1	0: I signal output							
	VDLCC	<u> </u>	***************************************		······		1: Port contents output 0: Y signal output							
	YBLCS Y/BL signal select							BL signal output Simultaneous output (Signal from the OSD circuit has						
							nigher p	riority.)						
	MPXS	R, G	, B,Y/BLs	ignal sele	ect	10: 0	Output (of signal fr	om internal OSD circuit om externally input					
								neous outp riority.)	out (Externally input signal has					
			-	_	_		_	_						
ORETC	7 VDSMD	6 PISEL	5 BKMF	4 ESMZ	3 "0"	2 MFYWR	1 МВК	0 RDWRV	(Initial value: 0000 0000)					
(00FB8 _H)		-T.				0: 1	lormal	mode	, (iiida talac. 5555 5555)					
	VDSMD	Scai	n mode se	elect	***************************************	1: [ouble	scan mode						
	PISEL	l pir	function	select			0: 15 colors 1: Half transparency / Half tone							
	BKMF	Blin	king mas	ter			0: Disable blinking 1: Enable blinking							
	ESMZ Smoothing enable specification 0: Disable smoothing 1: Enable smoothing								Write					
	MFYWR	seles				1: F	Read-m	odify-write	······································	_ .				
	0: Access to either character co options													
	IVIDIC	swit	tching				Access both character code and character display option							
	RDWRV Read / write mode select at normal mode 1: Data write mode for display memory 1: Data read mode for display memory													
			***************************************	-	_	11: 1	Jala rea	ia mode io	r display memory					
	Note: C	ear v	to bit 3	IN OKE IC										
			ė						•					
ODID6	7	6	5	4	3	2	1	0	_ ;					
ORIRC (00FB9 _H)		-	-	SDV		IS	ISPC (Initial value: ***0 0000)							
	SVD	SVD Interrupt source select						0: Interrup request by ISDC value 1: Interrupt request at falling edge of VD signal						
	ISDC	Inte	rrupt ger	naration l	ine select		cerrape	requestat	Tanning eage of VD Jighta	only				
ORIRC (00FB9 _H)	- 1		_	-		DC	DCTR (Initial value: **** 0000)							
	DCTR	Disp	olay line c	ounter			·····			Read				
			~~~	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~		***************************************				only				

Note: The display line counter also increments when a line with all blank data or a line with display off is specified.

# OSD control register list (1/2)

Register	Register		NAMES OF TAXABLE PARTY.	Poo	istor hit c	onfigurati	00		(40)	
Address	Name	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Bit contents
00F81	ORH\$1	HS17	HS16	HS15	HS14	HS13	HS12	HS11	HS10	HS17 to 10: Code horizontal display base position setting
00F82,	ORV\$n	VSn7	VSn6	VSn5	VSn4	VSn3	VSn2	VSn1	VSn0	VSn8 to 0: Code vertical display position setting
00F83 to		-		-	_	-	-	-	VSn8	(n; 0 to 12)
00F98,										
00F99							L		L	
00F9A	ORCS4	CS	~~~	C:	·		52		51	CSn: Character size (n; 1 to 12)
00F9B	ORCS8	CS	***************************************	CS			56		55	00: Display off 10: Middle size
00F9C	ORCS12	CS		CS	,	~~~~	10	ļ	59	01: Large size 11: Small size
00F9D	OREULA8	EULA8	EULA7	EULA6	EULA5	EULA4	EULA3	EULA2	EULA1	EULAn: Underline display setting for line n (n; 0 to 12)
00F9E	OREULA12	_	_			EULA12	EULA11	EULA10	EULA9	
00F9F	OREFR8	EFR8	EFR7	EFR6	EFR5	EFR4	EFR3	EFR2	EFR1	EFRn: Fringing setting for line n (n; 0 to 12)
00FA0	OREFR12	-	-		_	EFR12	EFR11	EFR10	EFR9	
00FA1	ORCLKF	CK7	CK6	CK5	CK4	CK3	CK2	CK1	CK0	CKx: Display clock frequency monitor (x; 0 to 7)
00FA1	ORCLKC	CKC7	CKC6	CKC5	CKC4	CKC3	CKC2	CKC1	CKC0	CKCx: Display clock frequency (x; 0 to 7)
00FA2	ORSOL4	so	L4	so	L3	so	L2	sc	L1	SOLn: Solid space display setting for line n (n; 0 to 12)
00FA3	ORSOL8	SO	L8	so	L7	so	L6	sc	L5	00: No solid space 10: Right
00FA4	ORSOL12	SO	.12	SO	L11	SO	L10	SC	L9	01: Left 11: Left and right
00FA5	ORBK	IBDT	RBDT	GBDT	BBDT	IFDT	RFDT	GFDT	BFDT	IBDT, RBDT, GBDT: Background color setting
				j						IFDT, RFDT, GFDT, BFDT: Fringing color setting
00FA6	ORACL	ACL12	ACLR2	ACLG2	ACLB2	ACL11	ACLR1	ACLG1	ACLB1	ACLI2 / ACLR2 / ACLG2 / ACLB2: Area 2 plane color
										ACLI1/ACLR1/ACLG1/ACLB1: Area 1 plane color
								i		Set ACLI2 and ACLI1 to 1, when PISEL; 1.
00FA7	CRRCL	EBKGD	EXBL	AON2	AON1	RCLI	RCLR	RCLG	RCLB	EBKGD: Background function
00177	CHINEL	LUKUU	LAUL	70.112	70111	1.02	""	""		EXBL: Full-rasterblanking
										T
										AON2: Area 2 plane display AON1: Area 1 plane display
1								1	l	, , ,
1						į				RCLI/R/G/B: Raster plane color
										Set RCLI to 1, when PISEL; 1.
00FA8	ORAH\$1	AH\$17	AHS16	AHS15	AHS14	AHS13	AHS12	AH\$11	AHS10	AHSx: Area 1 plane horizontal start position (n; 0 to 8)
00FA9	ODALIEA		411546	411545	A11544		-	4/1544	AH518	41154
00FAA	ORAHE1	AHE17	AHE16	AHE15	AHE14	AHE13	AHE12	AHE11	AHE10	AHE1x: Area 1 plane horizontal end position (n; 0 to 8)
00FAB		-		-					AHE18	
00FAC	ORAVS1	AVS17	AVS16	AVS15	AVS14	AVS13	AVS12	AV\$11	AVS10	AVS1x: Area 1 plane vertical start position (n; 0 to 8)
00FAD	0041154		-	ļ	-		-	ļ	AV518	
00FAE	ORAVE1	AVE17	AVE16	AVE15	AVE14	AVE13	AVE12	AVE11	AVE10	AVE1x: Area 1 plane vertical end position (n; 0 to 8)
00FAF		-			_		_		AVE18	
00FB0	ORAH\$2	AHS27	AHS26	AHS25	AHS24	AHS23	AH\$22	AH\$21	AHS20	AHS2x: Area 2 plane horizontal start position (n; 0 to 8)
00FB1							-	ļ <u> </u>	AHS28	
00FB2	ORAHE2	AHE27	AHE26	AHE25	AHE24	AHE23	AHE22	AHE21	AHE20	AHE2x: Area 2 plane horizontal end position (n; 0 to 8)
00FB3		-							AHE28	
00FB4	ORSVS2	AV\$27	AVS26	AV\$25	AV\$24	AV\$23	AVS22	AV\$21	AVS20	AVS2x: Area 2 plane vertical start position (n; 0 to 8)
00FB5	***************************************								AV\$28	
00FB6	ORAVE2	AVE27	AVE26	AVE25	AVE24	AVE23	AVE22	AVE21	AVE20	AVE2x: Area 2 plane vertical end position (n; 0 to 8)
00FB7		_	_		_	_	_	-	AVE28	
00FB8	ORETC	VDSMD	PISEL	BKMF	ESMZ	<b>"</b> 0"	MFYWR	MBK	RDWRV	VDSMD: Scan mode select
										PISEL: I pin function select
										BKMF: Blinking master
								l		ESMZ: Smoothing
										MFYWR: Display memory read mode select
										MBK: Display memory bank switching select
										RDWRV: Read / write mode select at normal mode
00FB9	ORIRC	-	_	T -	SVD		ISI	Э <b>С</b>		SVD: interrupt source select
	· -			1						ISDC: Interrupt generation line select
00FB9	ORIRC	<del>            _   _     _     _                                        </del>	<del>  _</del>	<del> </del>	_		DΓ	TR		DCTR: Display line counter
OOFBA	ORP65	P675	PB65	P655	P045	PIUS	YBLCS		7X5	P6xS: P6 port output select (x; 4 to 7)
""	0 00							"		PIDS: I pin output select
										YBLCS: Y/BL signal select
ļ										MPXS: R, G, B, Y/BL single select
L							l.			g wir AJ. N, O, D, 17DL Single SeleCC

# OSD control register list (2/2)

Register	Register			Reg	ister bit c	onfigurati	ion	~>>1/20/00/00/00/00/00/00/00/00/00/00/00/00/		Pitanata		
Address	Name	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Bit contents		
00FBB	ORIV	VDPOL	HDPOL	YBLH	RGBII	YIV	BLIV	RGBIV	IIV	VDPOL: VD input polarity select		
										HDPOL: HD INPUT polarity select		
										YBLII: Y/BLIN input polarity select		
										RGBII: RIN, GIN, BIN input select		
										YIV: Y output polarity select		
										BLIV: BL output polarity select		
										RGBIV: R, G, B output polarity select		
										IIV: I pin polarity select		
00024	ORDMA	DMA7	DMA6	DIVIAS	DIMAA	UWAS	SAMU	UMAT	DANKI	DMAx: Display memory address setting (x; 0 to 8)		
00025		_	_		_				BAMD.			
0001D	ORCSN	-	SLNT	EUL	BLF	IDT	ROT	GDT	BDT	SLNT: Slant EUL: Underline		
										BLF: Blinking IDT / RDT / CDT / BDT: Character color		
0001E	ORCRA	CRA7	CRA6	CRA5	CRA4	CRA3	CRAZ	CRAI	CRAO	CRAx: Character code (x; 0 to 0)		
0001F			_	_	_				CRAB			
00FBC	ORWVSH	WVSH7	WVSH6	WVSH5	WVSH4	WVSH3	WVSH2	WVSH1	WVSH0	WVSHx: Window upper limit position (x; 0 to 8)		
00FBD		_	_	-	-	-	_	-	WVSH8			
OOFRF	ORWVSL	WVSL7	WVSL6	WVSL5	WVSL4	WVSL3	WV\$L2	WVSL1	WV\$L0	WVSL: Window lower limit position (x; 0 to 8)		
00FBF			_	_	_	_			WVSL8			
00F80	ORDON	-	-	-	-	-	RGWR	EWDW	DON	RGWR: Writing data transfer control		
										EWDW: Window enable		
				COMPRESENTATION OF						DON: OSD display ON/OFF		

Note 1: Except the meshed registers are changed by RGWR.

Note 2: Only lower 2 bits of the register in address  $00F80_{\rm H}$  are changed by RGWR (The register in address  $00F80_{\rm H}$  must not be used with any of the read-modify-write instructions as SET, CLR, etc.).

TOSHIBA TMP88CM38A/P38A

#### 2.16 Jitter Elimination Circuit

The TMP88CM38A/P38A have a built-in jitter elimination circuit which maintains the vertical stability of the OSD even when input of the vertical signal fluctuates.

And the field decision information for the OSD circuit is detected by using jitter elimination circuit.

# 2.16.1 Configuration




Figure 2.16.1 Jitter Elimination Circuit

TOSHIBA TMP88CM38A/P38A

# 2.16.2 Jitter Elimination Mode

The jitter elimination circuit is to identify the phase of the falling edges of the external  $\overline{VD}$  signal and  $\overline{HD}$  signal. When  $\overline{VD}$  signal is falling within  $\overline{HD}$  signal falling +/-1/4HD, the jitter is automatically eliminated and internal  $\overline{VD}$  signal is set to the stable location.

This function is enabled by setting JEEN (bit2 in JECR) in the jitter elimination control register to "1".

### **2.16.3 Control**

Jitter elimination circuit is controlled by the jitter elimination control register (JECR).




Figure 2.16.2 Jitter Elimination Control Register and Jitter Elimination Status Register

TOSHIBA TMP88CM38A/P38A

### 2.16.4 Auto Field Line Decision

The internal vertical and horizontal sync. signals corrected by the jitter elimination circuit generate the field line decision signals used in the OSD.

The OSD display in normal mode

- Type A) When the OSD circuit is used on the TV system which has a phase shift in the vertical and horizontal sync. Signals every other filed such as the interlace TV, enable jitter elimination circuit and set "1" to AFLD and VDSEL. At this time, the field lines which have first and second display dot of character are displayed.
- Type B) When the OSD circuit is used on the TV system which has no phase shift in the vertical and horizontal sync. Signals every other filed such as the non-interlace TV, enable jitter elimination circuit and clear "0" to AFLD and VDSEL. At this time, the field line which has a second display dot of character is only displayed.

The OSD display in double scan mode

Type C) Disable jitter elimination circuit and clear "0" to AFLD and VDSEL. At this time, the field lines which have first and second display dot of character are displayed.




Figure 2.16.3 Relation with field line and VDSEL, AFLD

#### 2.17 Data Slicer

The TMP88CM38A/P38A contain the data slicer to decode the caption data which multiplied during vertical flyback time of the composite video signal.

The composite video signal inputs to the data slicer circuit through P32 ( $V_{\rm IN1}$ ) and P33 ( $V_{\rm IN0}$ ). The caption data is decoded from the video signal. The composite video signal including negative sync-tip inputs to  $V_{\rm IN0}$  and  $V_{\rm IN1}$  pins. The data slicer can comply with the copy guard signal and special signals, and receive accurately the caption data under the condition of a weak electrical field or a ghost.

Note: When the data slicer is used at fc = 16 MHz, set to " $02_H$ " in FC8CR. When the data slicer is used at fc = 8 MHz, set to " $00_H$ " in EC8CR (refer to Table 2.15.4).

# 2.17.1 Configuration




Figure 2.17.1 Data Slicer

#### 2.17.2 Functions

#### (1) Video signal input

A low pass filter, a voltage amplifier and a condenser of about  $0.1\mu\text{F}$  are connected between the video signal and the video signal input pin of  $V_{\text{IN1}}$  and  $V_{\text{IN0}}$  pins, that is shown as Figure 2.17.9. The low pass filter functions to reduce noise and color burst from the video signal, passes the amplifier and inputs the video signal to both  $V_{\text{IN1}}$  and  $V_{\text{IN0}}$  pins.

### (2) Synchronous separator

This circuit is to separate the synchronous signal from the video signal. When DACL7 to 0 of DACLCR are set for the synchronous separation, the sync slice level is capable of setting. DACL7 to 4 set the slice level at the rising edge of the sync signal clamped data, and DACL3 to 0 set the slice level at the falling edge of the sync-tip clamped data. (Refer to section 2.14.5)

#### (3) Data separator

The data separator replaces the caption data piled on the video signal with the digital signal. When SLVL5 to 0 of SLVLCR are set to get the digital signal, the Initial value: of the caption data slice level is capable of setting. (Refer to section 2.14.5)

# (4) Sync-tip clamp circuit

The sync-tip level is clamped to the specified value.

#### (5) Pedestal clamp circuit

The video signal is set to the specified voltage with the clamp pulse generated from the H/V timing part, which is called as a pedestal clamp.

### (6) DA converter

This converter gets the DA changed slice level of the clamp circuit to the comparator.

#### (7) Comparator

This comparator replaces the composite video signal with the digital value while inputting to the comparator.

#### (8) H timing circuit

This circuit detects the horizontal synchronous signal from C.Sync signal separated synchronously from the video signal, and generates the clamp pulse to clamp the video signal and provides it to the pedestal clamp circuit. In addition, the circuit detects the change of H frequency and provides the data to the sampling clock generation part.

# (9) V timing circuit

This circuit detects the horizontal synchronous signal from C.Sync signal separated synchronously from the video signal, and provides line 21 detection signal to take out caption signal to the slice level control part.

### (10) Slice level control circuit

This circuit detects CRI (clock run in) signal from VIDEO signal with line 21 detection signal generated at H/V timing part after slicing, and controls to the most suitable slice level and takes out the caption data.

**TOSHIBA** 

(11) Sampling clock generation circuit

This circuit generates the sampling clock which is phase-locked to CRI signal with CRI signal detected at the slice level control part. In addition, the circuit revises the location where the sampling clock generates with H frequency variable data generated at H timing generation part.

(12) Slicer interface circuit

This is a 16 bit serial interface to receive the serial data.

(13) Interrupt generation circuit

Interrupts are generated by a rise in the caption line detection signal.




Figure 2.17.2 Interrupt Generation Timing

See the description of the on-screen display circuit interrupt vectors for details of interrupt vectors.

### (14) C.Sync external input mode

The external C.Sync signal can be used internally by setting EXSYNC (SIFSMS1 bit 5) to "1".

As shown in Figure 2.17.3 (b), insert a low-pass filter ( $f_T$  = 503 kHz), voltage amplifier ( $\times$  2 voltage amplification), and a capacitor of approximately 0.1  $\mu$ F between the video signal and the video signal input pin V_{IN1} and input an external C.Sync signal to V_{IN0}.

The polarity of the C.Sync signal is selected by SYNCINV (SIFSMS1 bit 6). (Internally used as C.Sync.)

CSIN (P32)	SYNCINV
C.Sync ( )	"0"
C.Sync (_ʃʃ)	"1"

# 2.17.3 Video Signal Connection




Figure 2.17.3 Video Signal Connection




Figure 2.17.4 Data Slicer Control (I)




Figure 2.17.5 Data Slicer Control (II)




Figure 2.17.6 Data Slicer Control (III)

) ii			
GOODV	Monitor signal of synchronization	0: Out of synchronization (One or more) 1: V timing synchronizing	
FLINE	Field scanning line (Standard 262.5 = -1) Two's complement	1: V timing synchronizing  00000: 0	Recon

Figure 2.17.7 Data Slicer Control (IV)

The explanation of the monitor signals (GOODV, FLINE) are as follows.

- ① GOODV 0: Data slicer can not synchronize video signal.
  - 1: Data slicer can synchronize video signal.
- ② FLINE The number of field signal scanning line which the data slicer is detecting or monitor flag of detecting state.

Example: FLINE = 1FH: NTSC Signal

FLINE = 10_H: V synchronizing adjustment





Figure 2.17.8 Data Slicer Control (V)

# 2.17.5 Clamp and Data Slicer Operation

The slicer uses the following steps to obtain the caption signals:



The data slicer has two separation circuits:

- a. Sync signal (sync tip clamp + sync signal slice) separation.
- b. Caption data (pedestal clamp + data slice) separation.

The two circuits are described briefly below.

- a. Sync signal (sync tip clamp + sync signal slice)
  - a-1 Sync tip clamp (pin 40) ........... The sync tip is clamped at (204/512) V_{DD} [V] as shown in Figure 2.17.9.




Figure 2.17.9 Sync Signal Slice

### a-2 Method of sync signal slice

The sync signal is separated as shown in Figure 2.17.9.

Sync signal separation is accomplished by comparing the voltage of the sync tip-clamped video signal with the sync tip slice level. For a  $1 \rightarrow 2$  video signal change, if the sync signal after separation is high, the slice level A is selected; if low, the slice level B is selected.

(Sync tip slice level)

Slice level =  $VSCLAMP + {(3 + 3X) / 512} V_{DD}$ 

V_{DD}: power supply voltage

VSCLAMP: sync tip clamp voltage = (204/512) V_{DD}

X: setup data (4 bits)

b. Caption data (pedestal clamp + data slice)

b-1 Pedestal clamp (pin 41) ...... Clamped at (1/2) V_{DD} [V] as shown in Figure 2.17.10.




Figure 2.17.10 Pedestal Clamp

#### b-2 Method of data slice

The data slice level constitutes a level at which the CCD data is differentiated.

The slice level's setup value is indicated by the following:

Slice level = VPCLAMP + (X / 256) V_{DD} [V]

V_{DD}: power supply voltage

VPCLAMP: pedestal clamp voltage =  $(1/2) V_{DD}$ 

X: setup data (6 bits)

#### b-3 Automatic slice level correction circuit

The slice level is corrected to the appropriate value during the CRI period.

Slice level correction always begins with the setup value of SLVL (bits 5 to 0 of SLVLCR).

If you want the last value to become the initial value of the next slice level, set it to SLVL (bits 5 to 0 of SLVLCR).

# Input / Output Circuit

# (1) Control pins

The input / output circuitries of the TMP88CM38A/P38A control pins are shown below.

Control Pin	1/0	Input / Output Circuitry	Remarks
XIN XOUT	1/0	Osc. enable ovDD Rf XIN XOUT	Resonator connecting pins (high-frequency) $R_f = 1.2 \ M\Omega \ (typ.)$ $R_O = 0.5 \ k\Omega \ (typ.)$
RESET	1/0	Address-trap-reset Watchdog-timer-reset System-clock-reset	Sink open drain output Hysteresis input Pull-up resistor $R_{IN} = 220  k\Omega  (typ.)$ $R = 1  k\Omega  (typ.)$
STOP/INT5 (P20)	Ιηρυτ	P20/STOP/INTS	Hysteresis input $R = 1 kΩ (typ.)$
TEST	Input	R _{IN} S	R = 1 kΩ (typ.)  Pull-down resistor $R_{IN}$ = 70 kΩ (typ.)

# (2) Input/output ports

Port	1/0	Input / Output Circuitry	Remarks
P20	I/O	initial "Hi-Z"	Sink open drain output Hysteresis input $R=1~k\Omega~(typ.)$
P30 to P33 P50, P57 P70, P71	I/O	initial "Hi-Z"  disable   R  R	Tri-state I/O Hysteresis input $R=1~k\Omega~(typ.)$
P34, P35, P51, P52	1/0	Open drain output enable disable	Tri-state I/O or Open drain output programmable Hysteresis input $R=1\ k\Omega\ (typ.)$
P40 to P47	1/0	disable NDD o	Tri-state I/O $R=1~k\Omega~(typ.)$
P53 to P56	VO	disable VDD o disable RA Key-on Wake-up	Tri state I/O Hysteresis input Key on wake up input $(V_{IL4} = 0.65 \times V_{DD})$ $R = 1 \text{ k}\Omega \text{ (typ.)}$ $R_A = 5 \text{ k}\Omega \text{ (typ.)}$ $C_A = 22 \text{ pF (typ.)}$

Port	1/0	Input / Output Circuitry	Remarks
P60, P61	1/0	initial "Hi-Z"  disable  CA  Rey-on  Wake-up	Sink open drain output High current output $I_A = 20$ mA (typ.) $R = 1 \text{ k}\Omega \text{ (typ.)}$ $R_A = 5 \text{ k}\Omega \text{ (typ.)}$ $C_A = 22 \text{ pF (typ.)}$ Key on wake up input $(V_{IL4} = 0.65 \times V_{DD})$
P62	1/0	disable disable	Tri-state I/O $R=1~k\Omega~(typ.)$ High current output $I_{OL}=20~mA~(typ.)$
P63	1/0	initial "Hi-Z"  disable	Sink open drain output High current output $I_{OL}$ = 20 mA (typ.) $R = 1 \text{ k}\Omega \text{ (typ.)}$
P64 to P67	1/0	disable R	Tri-state I/O $R=1~k\Omega~(typ.)$

#### **Electrical Characteristics**

Absolute maximum ratings

 $(V_{SS} = 0 V)$ 

Parameter	Symbol	Pins	Ratings	Unit
Supply Voltage	V _{DD}		- 0.3 to 6.5	V
Input Voltage	V _{IN}		- 0.3 to V _{DD} + 0.3	v
Output Voltage	V _{OUT1}	••••	- 0.3 to V _{DD} + 0.3	٧
	I _{OUT1}	Ports P2, P3, P4, P5, P64 to P67, P7	3.2	
Output Current (Per 1 pin)	Ιουτ2	Ports P60 to P63	30	mA
	Σ Ι _{ΟΌΤ1}	Ports P2, P3, P4, P5, P64 to P67, P7	120	
Output Current (Total)	Σ I _{OUT2}	Ports P60 to P63	120	mA
Power Dissipation [Topr = 70°C]	PD		400	mW
Soldering Temperature (time)	Tsld	<del>-</del> ·	260 (10 s)	°C
Storage Temperature	Tstg	Mando.	- 55 to 125	°C
Operating Temperature	Topr	man -	- 30 to 70	°C

Note: The absolute maximum ratings are rated values which must not be exceeded during operation, even for an instant. Any one of the ratings must not be exceeded. If any absolute maximum rating is exceeded, a device may break down or its performance may be degraded, causing it to catch fire or explode resulting in injury to the user. Thus, when designing products which include this device, ensure that no absolute maximum rating value will ever be exceeded.

Recommended operating conditions

 $(V_{SS} = 0 \text{ V, Topr} = -30 \text{ to } 70^{\circ}\text{C})$ 

	****					CONTRACTOR OF THE PROPERTY OF	posteriore de consensor	
Parameter	Symbol	Pins	Condition	ons	Min.	Max	Unit	
			fc = 16 MHz NOR	MAL mode	4 5			
Supply Voltage	$V_{DD}$		fc = 16 MHz IDLE	mode	4.5	5.5	V	
			STOP	^o mode	2.0			
	V _{IH1}	Except hysteresis input		:	$V_{DD} \times 0.70$			
Input High Voltage	V _{1H2}	Hysteresis input	$V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$		$V_{DD} \times 0.75$	4.5 5.5  2.0	V	
	V _{IH3}		V _{DD} <4.5 V		$V_{DD} \times 0.90$	Y.		
	V _{IL1}	Except hysteresis input	V _{DD} = 4.5 to 5.5 V			$V_{DD} \times 0.30$		
Innut I am Valtana	V _{IL2}	Hysteresis input	V _{DD} = 4.5 to 5.5 V			l ,,		
Input Low Voltage	V _{IL3}		V _{DD} <4.5 V		0	5.5 V _{DD} × 0.30 V _{DD} × 0.25 V _{DD} × 0.10 V _{DD} × 0.65 16.0 12.0	V	
	V _{IL4}	Key-on Wake-up input	$V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$					
	fc	XIN, XOUT	$V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$		8.0	16.0		
Clock Frequency		Indone al alcale	454-554	fc = 8 MHz	8.0	12.0	MHz	
	fosc	Internal clock	$V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$	fc = 16 MHz	16.0	5.5 V _{DD} × 0.30 V _{DD} × 0.25 V _{DD} × 0.10 V _{DD} × 0.65 16.0 12.0	1	

Note 1: The recommended operating conditions for a device are operating conditions under which it can be guaranteed that the device will operate as specified. If the device is used under operating conditions other than the recommended operating conditions (supply voltage, operating temperature range, specified AC/DC values etc.), malfunction may occur. Thus, when designing products which include this device, ensure that the recommended operating conditions for the device are always adhered to.

Note 2: Clock frequency fc; Supply voltage range is specified in NORMAL mode and IDLE mode.

Note 3: Smaller value is alternatively specified as the maximum value.

**DC Characteristics** 

 $(V_{SS} = 0 \text{ V}, \text{ Topr} = -30 \text{ to } 70^{\circ}\text{C})$ 

Parameter	Symbol	Pins	Conditions	Min	Тур.	Max	Unit
Hysteresis Voltage	V _{HS}	Hysteresis inputs		_	0.9	-	V
	[‡] iN1	TEST	$V_{DD} = 5.5 \text{ V}, V_{IN} = 5.5 \text{ V} / 0 \text{ V}$	-	_	±2	
Input Current	I _{IN2}	Open drain ports	$V_{DD} = 5.5 \text{ V}, V_{IN} = 5.5 \text{ V} / 0 \text{ V}$	<b>-</b>	-	± 2	1
input current	l _{IN3}	Tri-state ports	$V_{DD} = 5.5 \text{ V}, V_{IN} = 5.5 \text{ V} / 0 \text{ V}$	-	-	± 2	μΑ
	‡ _{1N4}	RESET, STOP	$V_{DD} = 5.5 \text{ V}, V_{IN} = 5.5 \text{ V} / 0 \text{ V}$	-	-	± 2	
Input Resistance	R _{IN2}	RESET		100	220	450	kΩ
Output Leakage Current	l _{LO1}	Sink open drain ports	$V_{DD} = 5.5 \text{ V}, \ V_{OUT} = 5.5 \text{ V}$	-	-	2	
	I _{LO2}	Tri-state ports	$V_{DD} = 5.5 \text{ V}, \ V_{OUT} = 5.5 \text{ V} / 0 \text{ V}$	-	-	± 2	μΑ
Output High Voltage	V _{OH2}	Tri-state ports	$V_{DD} = 4.5 \text{ V}, I_{OH} = -0.7 \text{ mA}$	4.1	_	_	V
Output Low Voltage	V _{OL}	Except XOUT and ports P60 to P63	$V_{DD} = 4.5 \text{ V}, I_{OL} = 1.6 \text{ mA}$	_	_	0.4	V
Output Low current	l _{OL3}	Port P60 to P63	$V_{DD} = 4.5 \text{ V}, \ V_{OL} = 1.0 \text{ V}$	_	20	-	mA
Supply Current in NORMAL mode	,		V _{DD} = 5.5 V	_	25	30	mA
Supply Current in IDLE mode	I _{DD}	_	fc = 16 MHz (Note3) V _{IN} = 5.3 V / 0.2 V	-	20	25	mA
Supply Current in STOP mode			$V_{DD} = 5.5 \text{ V}$ $V_{IN} = 5.3 \text{ V} / 0.2 \text{ V}$	-	0.5	10	μA

Note 1 : Typical values show those at Topr = 25% ,  $V_{DD} = 5 V$ .

Note 2 : Input Current I_{IN3} ; The current through resistor is not included.

Note 3 : Supply Current I_{DD} ; The current (Typ. 0.5 mA) through ladder resistors of ADC is included in NORMAL mode and IDLE mode.

**AD Conversion Characteristics** 

 $(V_{SS} = 0 \text{ V}, V_{DD} = 4.5 \text{ V} \text{ to } 5.5 \text{ V}, Topr = -30 \text{ to } 70^{\circ}\text{C})$ 

Parameter	Symbol	Conditions	Min	Тур.	Max	Unit
Analan Dafarra a Malana	VAREF	supplied from V _{DD} pin.	_ ;	V _{DD}	_	
Analog Reference Voltage	V _{ASS}	supplied from V _{SS} pin.		0	-	v
Analog Reference Voltage Range	△VAREF	= V _{DD} - V _{SS}	_	V _{DD}	_	ľ
Analog Input Voltage	VAIN		V _{SS}	-	V _{DD}	
Nonlinearity Error			_	-	± 1	
Zero Point Error			_	_	± 2	
Full Scale Error		V _{DD} = 5.0 V	_	-	± 2	LSB
Total Error			-	_	± 3	

Note: The total error means all error except quanting error.


AC characteristics

 $(V_{SS} = 0 \text{ V}, V_{DD} = 4.5 \text{ to } 5.5 \text{ V}, \text{ Topr} = -30 \text{ to } 70^{\circ}\text{C})$ 

Parameter	Symbol	Conditions Min		Тур.	Max	Unit
Machine Custo Time		In NORMAL mode	٥٠			
Machine Cycle Time	t _{cy}	In IDLE mode	0.5	_	1.0	μ\$
High Level Clock Pulse Width	t _{WCH}	For external clock operation	31.25	_	_	ns
Low Level Clock Pulse Width	t _{WCL}	(XIN input), fc = 16 MHz	31.23	_	_	115

Recommended oscillating conditions  $(V_{SS} = 0 \text{ V}, V_{DD} = 4.5 \text{ to } 5.5 \text{ V}, \text{ Topr} = -30 \text{ to } 70^{\circ}\text{C})$ 

D	Q:W-4	Oscillation			Recommended Constant		
Parameter	Oscillator	Frequency	Kecon	nmended Oscillator	C ₁	C2	
High-frequency Osillation	Ceramic Resonator	8 MHz	Murata	CSA8.00MTZ	30 pF	30 pF	
Osmation	.,	16 MHz	Murata	CSA16.00MXZ040	5 pF	5 pF	



High-frequency Oscillation

Note: To keep reliable operation, shield the device electrically with the metal plate on its package mold surface against the high electric field, for example, by CRT (Cathode Ray Tube).