TC74AC Series

Features:

- High Speed: $f_{MAX} = 180MHz$ (typ.) at $V_{CC} = 5V$
- Low Power Dissipation: $I_{CC} = 8\mu A$ (max.) at $Ta = 25^{\circ}C$
- Compatible with TTL Outputs: V_{IL} = 0.8V (max.);
 V_{IH} = 2.0V (min.)
- Symmetrical Output Impedance: II_{OH}I = I_{OL} = 24mA (min.). Capability of driving 50Ω transmission lines.
- Balanced Propagation Delays: t_{pLH} = t_{pHL}
- Pin and Function Compatible with 74F374
- ACT374 Available in DIP, SOIC, SOP and SSOP Packages

Pin Assignment

		TC74ACT374		
ŌĒ	1		20	$V_{\rm CC}$
Q0	2		19	Q7
D0	3 [18	D7
D1	4 🗌		17	D6
Q1	5 🗌		16	Q6
Q2	6 [15	Q5
D2	7 [14	D5
D3	8 [13	D4
Q3	9 🗆		12	Q4
GND	10 🗌		11	СК

The TC74ACT374 is an advanced high speed CMOS OCTAL FLIP-FLOPS with 3-STATE OUTPUT fabricated with silicon gate and double-layer metal wiring C²MOS technology.

It achieves the high speed operation similar to equivalent Bipolar Schottky TTL, while maintaining the CMOS low power dissipation.

This device may be used as a level converters for interfacing TTL or NMOS to high speed CMOS. The inputs are compatible with TTL, NMOS and CMOS output voltage levels.

This 8-bit D-type flip-flop is controlled by a clock input (CK) and a output enable input (\overline{OE}) .

When the \overline{OE} input is high, the eight outputs are in a high impedance state.

The TC74ACT374 has non-inverting outputs.

All inputs are equipped with protection circuits against static discharge or transient excess voltage.

Truth Table

	INPUTS				
ŌĒ	СК	D	Q(374)		
Н	Х	Х	Z		
L	Ţ	Х	Q _n		
L	_	L	L		
L	_	Н	Н		

X: Don't Care

Z: High Impedance

 $Q_n (\overline{Q}_n)$: No Change

IEC Logic Symbol

TC74ACT374

The information contained here is subject to change without notice.

The information contained herein is presented only as guide for the applications of our products. No responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of TOSHIBA or others. These TOSHIBA products are intended for usage in general electronic equipments (office equipment, communication equipment, measuring equipment, domestic electrification, etc.) Please make sure that you consult with us before you use these TOSHIBA products in equipments which require high quality and/or reliability, and in equipments which could have major impact to the welfare of human life (atomic energy control, spaceship, traffic signal, combustion outrol, all types of safety devices, etc.). TOSHIBA cannot accept liability on y damage which may occur in case these TOSHIBA products were used in the mentioned equipments without prior consultation with TOSHIBA.

Absolute Maximum Ratings

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V _{CC}	-0.5~7.0	V
DC Input Voltage	V _{IN}	-0.5~V _{CC} + 0.5	V
DC Output Voltage	V _{OUT}	-0.5~V _{CC} + 0.5	V
Input Diode Current	I _{IK}	±20	mA
Output Diode Current	Ι _{ΟΚ}	±50	mA
DC Output Current	I _{OUT}	±50	mA
DC V _{CC} /Ground Current	I _{CC}	±200	mA
Power Dissipation	PD	500 (DIP) */180 (SOP)	mW
Storage Temperature	T _{stg}	-65~150	٥C
Lead Temperature 10sec	TL	300	°C

* 500mW in the range of Ta = -40° C -65° C. From Ta = 65°C to 85°C a derating factor of -10mW/°C should be applied up to 300mW.

Recommended Operating Conditions

PARAMETER	SYMBOL	VALUE	UNIT		
Supply Voltage	V _{CC}	4.5~5.5	V		
Input Voltage	V _{IN}	0~V _{CC}	V		
Output Voltage	V _{OUT}	0~V _{CC}	V		
Operating Temperature	T _{opr}	-40~85	٥c		
Input Rise and Fall Time	dt/dv	0~10	ns/v		

DC Electrical Characteristics


PARAMETER	SAMBOI	SYMBOL TEST CONDITION				Ta = 25°C		Ta = -40~85°C		UNIT
FANAMETEN	STWDUL	1231 601		V _{CC}	Min.	Typ.	Max.	Min.	Max.	
High-Level Input Voltage	V _{IH}	_	_		2.0	—	_	2.0	_	V
Low-Level Input Voltage	V _{IL}	_	-	4.5~5.5	_	—	0.8	_	0.8	V
			I _{0H} = -50μA	4.5	4.4	4.5	_	4.4	—	
High-Level Output Voltage	V _{OH}	$V_{IN} = V_{IH or} V_{IL}$	I _{0H} = -24mA	4.5	3.94	—	—	3.80	—	V
			I _{OH} = -75mA*	5.5	_	—	_	3.85	—	1
	V _{OL}		I _{OL} = 50µA	4.5	_	0.0	0.1	—	0.1	V
Low-Level Output Voltage		$V_{IN} = V_{IH \text{ or }} V_{IL}$	$I_{OL} = 24 \text{mA}$	4.5	_	—	0.36	_	0.44	
			I _{OL} = 75mA*	5.5	_	_	_	_	1.65	1
3-State Output Off-State Current	I _{OZ}	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $V_{OUT} = V_{CC} \text{ or } \text{GND}$		5.5	_	_	±0.5	_	±5.0	
Input Leakage Current	I _{IN}	$V_{IN} = V_{CC}$	$V_{IN} = V_{CC}$ or GND		_	—	±0.1	—	±1.0	μA
Quiescent Supply Current	I _{CC}	$V_{IN} = V_{CC}$ or GND		5.5	_	—	8.0	—	80.0	1
	ΔI_{CC}	Per input: $V_{CC} = 3.4V$ Other input: V_{CC} or GND		5.5	_	—	1.35	_	1.5	mA

 $^{*}~$ This spec indicates the capability of driving 50 $\!\Omega$ transmission lines.

One output should be tested at a time for a 10ms maximum duration.

System Diagram





Timing Requirements (Input $t_r = t_f = 3n$)

PARAMETER	SYMPOL	SYMBOL TEST CONDITION			Ta=25°C		Ta= −40~85°	UNIT
	STMDUL	ILSI CONDITION	V _{CC}	Typ.	Max.	Max.	UNIT	
Minimum Pulse Width (CK)	t _{W(H)} t _{W(L)}	_	5.0±0.5	_	5.0	5.0	20	
Minimum Set-up Time	ts	_	5.0±0.5	—	3.0	3.0	ns	
Minimum Hold Time	t _h		5.0 <u>±</u> 0.5	_	2.0	2.0		

AC Electrical Characteristics (CL = 50pF, RL = 500 Ω , Input tr = tf = 3ns)

PARAMETER	SYMBOL	TEST CONDITION		Ta = 25°C			Ta = -40~85°C		UNIT
FANAMETEN	STWDUL	TEST CONDITION	V _{CC}	Min.	Тур.	Max.	Min.	Max.	
Propagation Delay Time (CK–Q, Q)	t _{pLH} t _{pHL}	_	5.0±0.5	_	6.1	9.6	1.0	11.0	
Output Enable Time	t _{pZL} t _{pZH}	_	5.0±0.5	_	6.2	10.1	1.0	11.5	ns
Output Disable Time	t _{pLZ} t _{pHZ}	_	5.0±0.5	_	5.6	7.9	1.0	9.0	
Maximum Clock Frequency	f _{MAX}	—	5.0±0.5	95	160	_	95	—	MHz
Input Capacitance	C _{IN}	—	—	—	5	10	_	10	
Output Capacitance	C _{OUT}	—	—	—	10	_	—	—	рF
Power Dissipation Capacitance	C _{PD} ¹	—	—	—	34	—	—	—	

Note (1): C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: $I_{CC (opt)} = C_{PD} \bullet V_{CC} \bullet f_{|N} + I_{CC} / 8$ (per F/F). And the total C_{PD} when n pcs. of Flio-Flop operate can be gained by the following equation: C_{PD} (total)=22+12 • n.