

CMOS 8-Bit Microcontrollers

TMP90CH45N/TMP90CH45F

1. Outline and Characteristics

The TMP90CH45 is a high-speed, high performance 8-bit microcontroller developed for application in the control of various devices.

The TMP90CH45 CMOS 8-bit microcontroller integrates an 8-bit CPU, RAM, A/D converter, multi-function timer/event counter, general-purpose serial interface and programmable chip selector features in a single chip. In addition, it can expand to 4M byte external program memory as well as 8M byte external data memory.

The TMP90CH45N is a device with a 64-pin shrink DIP.

The TMP90CH45F is a device with a 64-pin flat package.

The following are the features of TMP90CH45:

- (1) Highly efficient instructions: 163 types of basic instructions, including Multiplication, division, 16-bit arithmetic operations, bit manipulation instructions
- (2) Minimum instruction executing time: 250ns (at 16MHz oscillation frequency)
- (3) Built-in RAM: 512 bytes
- (4) Memory expansion
External program memory: 4M bytes
External data memory: 8M bytes
- (5) Highly accurate 8-bit A/D converter (4 channels)
- (6) General-purpose serial interface (1 channel)
With asynchronous mode and I/O interface mode
- (7) Multi-function 16-bit timer/event counter (1 channel)
- (8) 8-bit timer (4 channels)
- (9) Stepping motor control and pattern generation ports (2 channels)
- (10) Input/Output ports: 36 pins
- (11) Programmable chip select function
- (12) Interrupt function: 10 internal, 3 external
- (13) Micro Direct Memory Access (DMA) function (11 channels)
- (14) Watchdog timer function
- (15) Standby function (3 HALT modes)

The information contained here is subject to change without notice.

The information contained herein is presented only as guide for the applications of our products. No responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of TOSHIBA or others. These TOSHIBA products are intended for usage in general electronic equipments (office equipment, communication equipment, measuring equipment, domestic electrification, etc.) Please make sure that you consult with us before you use these TOSHIBA products in equipments which require high quality and/or reliability, and in equipments which could have major impact to the welfare of human life (atomic energy control, spaceship, traffic signal, combustion control, all types of safety devices, etc.). TOSHIBA cannot accept liability to any damage which may occur in case these TOSHIBA products were used in the mentioned equipments without prior consultation with TOSHIBA.



Figure 1. TMP90CH45 Block Diagram

2. Pin Assignment and Functions

The assignment of input/output pins for TMP90CH45, their names and functions are described below.

2.1 Pin Assignment

Figure 2.1 (1) shows pin assignment of the TMP90CH45N.




Figure 2.1 (1). Pin Assignment (Shrink DIP)

Figure 2.1 (2) shows the pin assignment of TMP90C45F.




Figure 2.1 (2). Pin Assignment (Flat Package)

2.2 Pin Names and Functions

The names of input/output pins and their functions are summarized in Table 2.2.

Table 2.2 Pin Names and Functions (1/2)

Pin Name	No. of pins	I/O or tristate	Function
AD0 ~ AD7		Tristate	Address/data bus: 8-bit time sharing bus which transmits address (lower 8 bits) and data
A8 ~ A15	8	Output	Address bus: The upper 8 bits address bus
P20 ~ P26	7	Output	Port 20 ~ 26: 7-bit output port
/A16 ~ A20	(5)	/Output	Addresses 16 ~ 20: Address bus which is used to expand the program and data areas.
$\overline{\text{A21}} \sim \overline{\text{A22}}$	(2)	/Output	Addresses 21 and 22: Address bus which is used to extend the program and data area (inverted output)
$\overline{\text{ROMCS}}$, $\overline{\text{RAMCS}}$, $\overline{\text{IOCS}}$	(3)	/Output	Programmable chip select
P27	8	Input	Port 27: 1-bit input port
$\overline{\text{WAIT}}$		Input	Wait: Input pin for connecting a memory or peripheral LSI with delayed access time.
P30 ~ P37/	8	I/O	Port 3: 8-bit I/O port which allows I/O selection on bit basis (with programmable pull-up resistor).
/RxD	(1)	Input	Receiver of serial data
/SCLK	(1)	/I/O	Serial clock
/TxD	(1)	/Output	Transmitter of serial data
P40 ~ P47	8	I/O	Port 4: 8-bit I/O port which allows I/O selection on bit basis (with programmable pull-up resistor).
/T01, 3, 4, 5	(4)	/Output	Timer outputs 1, 3, 4, and 5: Output ports for timer 0, or timer 1, timer 2, timer 3 and timer 4 (2 lines).
/T10, 2, 4, 5	(4)	/Input	Timer inputs 0, 2, 4, and 5: Input ports for timer 0, or timer 1, timer 2 and timer 4 (2 lines).
/INT0	(1)	/Input	Interrupt request terminal 0: Interrupt request pin 0: Level/rise edge programmable interrupt request pin.
/INT1	(1)	/Input	Interrupt request terminal 1: Interrupt request pin 1: Rise/fall edge programmable interrupt request pin
/INT2	(1)	/Input	Interrupt request terminal 2: Interrupt request pin 2: Rise edge interrupt request pin.
P50 ~ P53	4	Input	Port 5: 4-bit output ports.
/AN0 ~ AN3			Analog input: 4 analog inputs to A/D converter.
P60 ~ P63	4	I/O	Port 6: 4 bit I/O port which allows I/O selection on bit basis.
/M00 ~ M03		/Output	Stepping motor control port 0 or pattern generation port 0
P70 ~ P73	4	I/O	Port 7: 4 bit I/O port which allows I/O selection on bit basis.
/M10 ~ M13		Output	Stepping motor control port 0 or pattern generation port 1
$\overline{\text{RD}}$	1	Output	Read: Strobe signal output for reading external memory
$\overline{\text{WR}}$	1	Output	Write: Strobe signal output for writing an external memory
ALE	1	Output	Address latch enable
CLK	1	Output	Clock output: Generates clock pulse at 1/4 frequency of clock oscillation. It is pulled up internally during resetting.

Table 2.2 (2/2)

Pin Name	No. of pins	I/O or tristate	Function
$\overline{EA}$	1	Input	External access: Connects with V_{CC} pin in the TMP90C845 built ROM is used.
$\overline{RESET}$	1	Input	Reset: Initializes the TMP90C845. (pull-up resistance is built-in).
X1, X2	2	I/O	Crystal oscillator connection pin
VREF	1	—	Input of reference voltage to A/D converter
AGND	1	—	GND pin for A/D converter
V_{CC}	1	—	Power supply (+5V +/- 10%)
GND	1	—	GND pin (0V)

3. Operation

This section explains the functions and basic operations of the TMP90CH45 in blocks.

3.1 CPU

The TMP90CH45 has a built-in, high performance 8-bit CPU.

For the operation of the CPU, see the book TLCS 90 Series CPU Core Architecture.

This section explains the CPU functions unique to the The TMP90CH45 that are not explained in that book.

3.2 Memory Map

The TMP90CH45 can provide a maximum 4M byte program and maximum 8M byte data memory.

The program memory may be allocated to the addresses 000000H ~ 3FFFFFFH, while the data memory may be allocated to any address 000000H ~ 7FFFFFFH.

(1) Built-in RAM

The TMP90CH45 contains a 512-byte RAM which is allocated to the addresses FDC0H ~ FFBFH. The CPU can also access some portions of the RAM (192 byte area FF00H ~ FFBFH) using short instruction codes in the direct addressing mode.

Addresses of FF18H ~ FF68H this RAM area can be used as the parameter area for micro DMA processing. (This area can freely be used when the micro DMA function is not used.)

(2) Built-in I/O

The TMP90CH45 uses 56 bytes of the address space as a built-in I/O area. The area is allocated to the addresses FFC0H ~ FFF7H. The CPU can access the built-in I/O using short instruction codes in the direct addressing mode.

Figure 3.2 shows the memory map and the access ranges of the CPU for each addressing mode.




Figure 3.2. Memory Map

4. Electrical Characteristics

TMP90CH45N/TMP90CH45F

4.1 Absolute Maximum Ratings

Symbol	Parameter	Rating	Unit
V_{CC}	Power supply voltage	-0.5 ~ + 7	V
V_{IN}	Input voltage	-0.5 ~ $V_{CC} + 0.5$	V
P_D	Power dissipation ($T_a = 85^\circ\text{C}$)	F 500	mW
		N 600	
T_{SOLDER}	Soldering temperature (10s)	260	$^\circ\text{C}$
T_{STG}	Storage temperature	-65 ~ 150	$^\circ\text{C}$
T_{OPR}	Operating temperature	-40 ~ 85	$^\circ\text{C}$

4.2 DC Characteristics

$V_{CC} = 5V \pm 10\%$ $T_A = -20 \sim 70^\circ\text{C}$ (1 ~ 16MHz)
Typical values are for $T_A = 25^\circ\text{C}$ and $V_{CC} = 5V$.

Symbol	Parameter	Min	Max	Unit	Test Conditions
V_{IL}	Input Low Voltage (AD0 ~ AD7)	-0.3	0.8	V	—
V_{IL1}	P2, P3, P4, P5, P6, P7	-0.3	$0.3V_{CC}$	V	—
V_{IL2}	$\overline{\text{RESET}}$, P45 (INT0)	-0.3	$0.25V_{CC}$	V	—
V_{IL3}	$\overline{\text{EA}}$	-0.3	0.3	V	—
V_{IL4}	X1	-0.3	$0.2V_{CC}$	V	—
V_{IH}	Input High Voltage (AD0 ~ AD7)	2.2	$V_{CC} + 0.3$	V	—
V_{IH1}	P2, P3, P4, P5, P6, P7	$0.7V_{CC}$	$V_{CC} + 0.3$	V	—
V_{IH2}	$\overline{\text{RESET}}$, P45 (INT0)	$0.75V_{CC}$	$V_{CC} + 0.3$	V	—
V_{IH3}	$\overline{\text{EA}}$	$V_{CC} - 0.3$	$V_{CC} + 0.3$	V	—
V_{IH4}	X1	$0.8V_{CC}$	$V_{CC} + 0.3$	V	—
V_{OL}	Output Low Voltage	—	0.45	V	$I_{OL} = 1.6\text{mA}$
V_{OH} V_{OH1} V_{OH2}	Output High Voltage	2.4 $0.75V_{CC}$ $0.9V_{CC}$	—	V V V	$I_{OH} = -400\mu\text{A}$ $I_{OH} = -100\mu\text{A}$ $I_{OH} = -20\mu\text{A}$
I_{DAR}	Darlington Drive Current (8 I/O pins) (Note)	-1.0	-3.5	mA	$V_{EXT} = 1.5V$ $R_{EXT} = 1.1k\Omega$
I_{LI}	Input Leakage Current	0.02 (Typ)	± 5	μA	$0.0 \leq V_{in} \leq V_{CC}$
I_{LO}	Output Leakage Current	0.05 (Typ)	± 10	μA	$0.2 \leq V_{in} \leq V_{CC} - 0.2$
I_{CC}	Operating Current (RUN)	35 (Typ)	50	mA	$t_{osc} = 16\text{MHz}$
	Idle 1	1.5 (Typ)	5	mA	
	STOP ($T_A = -20 \sim 70^\circ\text{C}$) STOP ($T_A = 0 \sim 50^\circ\text{C}$)	0.2 (Typ)	40 10	μA μA	$0.2 \leq V_{in} \leq V_{CC} - 0.2$
V_{STOP}	Power Down Voltage (@STOP) (RAM back Up)	2.0	6.0	V	$V_{IL2} = 0.2V_{CC}$, $V_{IH2} = 0.8V_{CC}$
R_{RST}	$\overline{\text{RESET}}$ Pull Up Register	50	150	$k\Omega$	—
CIO	Pin Capacitance	—	10	pF	testfreq = 1MHz
V_{TH}	Schmitt width $\overline{\text{RESET}}$, P45)	0.4	1.0 (Typ)	V	—

4.3 AC Characteristics

 $V_{CC} = 5V \pm 10\%$ TA = -20 ~ 70°C (1 ~ 16MHz)

Symbol	Parameter	Variable		12.5MHz Clock		16MHz Clock		Unit
		Min	Max	Min	Max	Min	Max	
t_{OSC}	Oscillation cycle (= x)	62.5	1000	80	—	62.5	—	ns
t_{CYC}	CLK Period	4x	4x	320	—	250	—	ns
t_{WH}	CLK High width	2x - 40	—	120	—	85	—	ns
t_{WL}	CLK Low width	2x - 40	—	120	—	85	—	ns
t_{AL}	A0 ~ 7 effective address → ALE fall	0.5x - 15	—	25	—	16	—	ns
t_{LA}	ALE fall → A0 ~ 7 hold	0.5x - 15	—	25	—	16	—	ns
t_{LL}	ALE Pulse width	x - 40	—	40	—	23	—	ns
t_{LC}	ALE fall → $\overline{RD}/\overline{WR}$ fall	0.5x - 30	—	10	—	1	—	ns
t_{CL}	$\overline{RD}/\overline{WR}$ → ALE rise	0.5x - 20	—	20	—	11	—	ns
t_{ACL}	A0 ~ 7 effective address → $\overline{RD}/\overline{WR}$ fall	x - 25	—	55	—	38	—	ns
t_{ACH}	Upper effective address → $\overline{RD}/\overline{WR}$ fall	1.5x - 50	—	70	—	44	—	ns
t_{CA}	$\overline{RD}/\overline{WR}$ fall → Upper address hold	0.5x - 20	—	20	—	11	—	ns
t_{ADL}	A0 ~ 7 effective address → Effective data input	—	3.0x - 35	—	205	—	153	ns
t_{ADH}	Upper effective address → Effective data input	—	3.5x - 55	—	225	164	164	ns
t_{RD}	$\overline{RD}$ fall → Effective data input	—	2.0x - 50	—	110	—	75	ns
t_{RR}	$\overline{RD}$ Pulse width	2.0x - 40	—	120	—	85	—	ns
t_{HR}	$\overline{RD}$ rise → Data hold	0	—	0	—	0	—	ns
t_{RAE}	$\overline{RD}$ rise → Address enable	x - 15	—	65	—	48	—	ns
t_{WW}	$\overline{WR}$ pulse width	2.0x - 40	—	120	—	85	—	ns
t_{DW}	Effective data → $\overline{WR}$ rise	2.0x - 50	—	110	—	75	—	ns
t_{WD}	$\overline{WR}$ rise → Effective data hold	0.5x - 10	—	30	—	21	—	ns
t_{ACKH}	Upper address → CLK fall	2.5x - 50	—	150	—	106	—	ns
t_{ACKL}	Lower address → CLK fall	2.0x - 50	—	110	—	75	—	ns
t_{CKHA}	CLK fall → Upper address hold	1.5x - 80	—	40	—	13	—	ns
t_{CCK}	$\overline{RD}/\overline{WR}$ → CLK fall	x - 25	—	55	—	37	—	ns
t_{CKHC}	CLK fall → $\overline{RD}/\overline{WR}$ rise	x - 60	—	20	—	2	—	ns
t_{DCK}	Valid data CLK fall	x - 50	—	30	—	12	—	ns
t_{CWA}	$\overline{RD}/\overline{WR}$ fall → Valid $\overline{WAIT}$	—	x - 40	—	40	—	22	ns
t_{AWAL}	Lower address → Valid $\overline{WAIT}$	—	2.0x - 70	—	90	—	55	ns
t_{WAH}	CLK fall → Valid $\overline{WAIT}$ hold	0	—	0	—	0	—	ns
t_{AWAH}	Upper address → Valid $\overline{WAIT}$	—	2.5x - 70	—	130	—	86	ns
t_{CPW}	CLK fall → Port Data Output	—	x + 200	—	280	—	262	ns
t_{PRC}	Port Data Input → CLK fall	200	—	200	—	200	—	ns
t_{CPR}	CLK fall → Port Data hold	100	—	100	—	100	—	ns

AC Measuring Conditions

- Output level: High 2.2V/Low 0.8V, $C_L = 50pF$
(However, CL = 100pF for AD0 ~ 7, A8 ~ 15, ALE, $\overline{RD}$, $\overline{WR}$)
- Input level: High 2.4V/Low 0.45V (AD0 ~ AD7)
High 0.8V_{CC}/Low 0.2V_{CC} (excluding AD0 ~ AD7)
High 0.8V_{CC}/Low 0.2V_{CC} (excluding AD0 ~ AD7)

4.4 A/D Conversion Characteristics

$V_{CC} = 5V \pm 10\%$ $T_A = -20 \sim 70^\circ\text{C}$
 $f = 1 \sim 16\text{MHz}$

Symbol	Parameter	Condition	Min	Max	Unit
V_{REF}	Analog reference voltage	$V_{CC} - 1.5$	V_{CC}	V_{CC}	V
A_{GND}	Analog reference voltage	V_{SS}	V_{SS}	V_{SS}	
V_{AIN}	Analog input voltage range	V_{SS}	—	V_{CC}	
I_{REF}	Supply current for analog reference voltage	—	0.5	1.0	mA
Error (Quantize error of ± 0.5 LSB not included)	Total error ($T_A = 25^\circ\text{C}$, $V_{CC} = V_{REF} = 5.0\text{V}$)	—	—	1.0	LSB
	Total error	—	—	2.5	

4.5 Zero-Cross Characteristics

$V_{CC} = 5V \pm 10\%$ $T_A = -20 \sim 70^\circ\text{C}$
 $f = 1 \sim 16\text{MHz}$

Symbol	Parameter	Condition	Min	Max	Unit
V_{ZX}	Zero-cross detection input	AC coupling $C = 0.1\mu\text{F}$	1	1.8	$V_{AC\ P-P}$
A_{ZX}	Zero-cross accuracy	50/60Hz sine wave	—	135	mV
F_{ZX}	Zero-cross detection input frequency	—	0.04	1	kHz

4.6 Timer/ Counter Input Clock (TI0, TI2, and TI4)

$V_{CC} = 5V \pm 10\%$ $T_A = -20 \sim 70^\circ\text{C}$
 $f = 1 \sim 16\text{MHz}$

Symbol	Parameter	Variable		12.5MHz Clock		16MHz Clock		Unit
		Min	Max	Min	Max	Min	Max	
t_{VCK}	Clock cycle	$8x + 100$	—	740	—	600	—	ns
t_{VCKL}	Low clock pulse width	$4x + 40$	—	360	—	290	—	ns
t_{VCKH}	High clock pulse width	$4x + 40$	—	360	—	290	—	ns

4.7 Interrupt Operation

$V_{CC} = 5V \pm 10\%$ $T_A = -20 \sim 70^\circ\text{C}$
 $f = 1 \sim 16\text{MHz}$

Symbol	Parameter	Variable		12.5MHz Clock		16MHz Clock		Unit
		Min	Max	Min	Max	Min	Max	
t_{INTAL}	INT0 Low level pulse width 	4x	—	320	—	250	—	ns
t_{INTAH}	INT0 High level pulse width 	4x	—	320	—	250	—	ns
t_{INTBL}	INT1, INT2 Low level pulse width 	$8x + 100$	—	740	—	600	—	ns
t_{INTBH}	INT1, INT2 High level pulse width 	$8x + 100$	—	740	—	600	—	ns

4.8 Serial Channel Timing-I/O Interface Mode

(1) SCLK Input Mode


 $V_{CC} = 5V \pm 10\%$ $T_A = -20 \sim 70^\circ C$ $f = 1 \sim 16MHz$

Symbol	Parameter	Variable		12.5MHz Clock		16MHz Clock		Unit
		Min	Max	Min	Max	Min	Max	
t_{SCY}	SCLK cycle	16x	—	1.28	—	1	—	μs
t_{OSS}	Output data $\rightarrow$ rising edge of SCLK	$t_{SCY}/2 - 5x - 50$	—	190	—	137	—	ns
t_{OHS}	SCLK rising edge $\rightarrow$ Output data hold	$5x - 100$	—	300	—	212	—	ns
t_{HSR}	SCLK rising edge $\rightarrow$ Input data hold	0	—	0	—	0	—	ns
t_{SRD}	SCLK rising edge $\rightarrow$ Effective data input	—	$t_{SCY} - 5x - 50$	—	780	—	587	ns

(2) SCLK Output Mode

Symbol	Parameter	Variable		12.5MHz Clock		16MHz Clock		Unit
		Min	Max	Min	Max	Min	Max	
t_{SCY}	SCLK cycle (programmable)	16x	8192x	1.28	655.4	1	512	μs
t_{OSS}	Output data setup $\rightarrow$ SCLK rising edge	$t_{SCY} - 2x - 50$	—	970	—	725	—	ns
t_{OHS}	SCLK rising edge $\rightarrow$ Output data hold	$2x - 80$	—	80	—	45	—	ns
t_{HSR}	SCLK rising edge $\rightarrow$ Input data hold	0	—	0	—	0	—	ns
t_{SRD}	SCLK rising edge $\rightarrow$ Effective data input	—	$t_{SCY} - 2x - 150$	—	970	—	725	ns

4.9 Timing Chart



4.10 Timing Chart for I/O Interface Mode

