ADVANCE INFORMATION


TOSHIBA CMOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC

TC74VCX16652FT

LOW VOLTAGE 16-BIT BUS TRANSCEIVER / REGISTER WITH 3.6V TOLERANT INPUTS AND OUTPUTS

The TC74VCX16652FT is a high parformance CMOS 16-bit BUS TRANSCEIVER/REGISTER. Designed for use in 1.8, 2.5 or 3.3 Volt systems, it achieves high speed operation while maintaining the CMOS low power dissipation. It is also designed with over voltage tolerant inputs and outputs up to 3.6V.

This device is bus transceiver with 3-state outputs, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the internal registers. All inputs are equipped with protection circuits against static discharge.



Weight: 0.25g (Typ.)

FEATURES

Low Voltage Operation

High Speed Operation

BD (max.) at $V_{CC} = 3.0 \sim 3.6 V$: $t_{pd} = TBD \text{ (max.)}$ at $V_{CC} = 2.3 \sim 2.7 \text{V}$: tpd = TBD (max.) at $V_{CC} = 1.8V$

3.6V Tolerant inputs and outputs.

Output Current : $I_{OH}/I_{OL} = \pm 24 \text{mA (min.)}$ at $V_{CC} = 3.0 \text{V}$

> : $I_{OH}/I_{OL} = \pm 18mA$ (min.) at $V_{CC} = 2.3V$: $I_{OH}/I_{OL} = \pm 6mA$ (min.) at $V_{CC} = 1.8V$

: ±300mA Latch-up Performance

ESD Performance : Human Body Model > ±2000V

: Machine Model > ±200V

Package : TSSOP (Thin Shrink Small Outline Package)

- Bidirectional interface between 2.5V and 3.3V signals.
- Power Down Protection is provided on all inputs and outputs

Note 1) Do not apply a signal to any bus terminal when it is in the output mode. Damage may result.

2) All floating (high impedance) bus terminal must have their input level fixed by means of pull up or pull down resistors.


TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.

PIN ASSIGNMENT

10EAB 56 1OEBA 55 1CBA 1SAB 54 1SBA GND 53 GND 52 1B1 1A1 1A2 51 1B2 50 V_{CC} VCC1A3 49 1B3 48 1B4 1A4 1A5 10 47 1B5 **GND** 11 46 GND 45 1B6 1A6 12 1A7 13 44 1R7 1A8 14 43 1B8 2A1 15 42 2B1 2A2 16 41 2B2 2A3 17 40 2B3 GND 18 39 GND 2A4 19 38 2B4 2A5 20 2A6 21 36 2B6 V_{CC} 22 35 V_{CC} 2A7 23 34 2B7 2A8 24 33 2B8 GND 25 32 GND 2SAB 26 31 2SBA 30 2CBA 2CAB 27 29 20EBA 20EAB 28

(TOP VIEW)

IEC LOGIC SYMBOL



PRELIMINARY

961001EBA2'

The products described in this document are subject to foreign exchange and foreign trade control laws.

The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.

The information contained herein is subject to change without notice.

TRUTH TABLE

CONTROL INPUTS						BUS		FUNCTION
OEAB	OEBA	CAB	CBA	SAB	SBA	Α	В	FUNCTION
L	н	X*	X*	Х	Х	INPUT	INPUT	The output functions of A and B Busses are
						Z	Z	disabled.
			L-J	Х	X	x	x	Both A and B Busses are used as inputs to the internal flip-flops. Data on the Bus will be stored on the rising edge of the Clock.
Н	Н	X*	X*	L	x	INPUT	OUTPUT	The data on the A bus are displayed on the B bus.
						L	L	
						Н	Н	
			X*	L	х	L	L	The data on the A bus are displayed on the B Bus, and are stored into the A storage
						Н	Н	flip-flops on the rising edge of CAB.
		X*	X*	Н	х	х	05	The data in the A storage flop-flops are
							Qn	displayed on the B Bus.
			X*	Н	x	L	L	The data on the A Bus are stored into the A storage flip-flops on the rising edge of
						Н	Н	CAB, and the stored data propagate directly onto the B Bus.
L	L	X*	X*	x	L	OUTPUT	INPUT	The data on the B Bus are displayed on the A bus.
						L	L	
						Н	Н	
		X*	۲	x	L	L	L	The data on the B Bus are displayed on the
						H	Н	A Bus, and are stored into the B storage
						П	П	flip-flops on the rising edge of CBA.
		Х*	Х*	Х	Н	Qn	Х	The data in the B storage flip-flops are displayed on the A Bus.
		X*		X	Н	L	L	The data on the B Bus are stored into the B storage flip-flops on the rising edge of
						Н	Н	CBA, and the stored data propagate directly onto the A Bus.
н	L	X*	X*	Н	Н	OUTPUT	OUTPUT	
								The data in the A storage flop-flops are displayed on the B Bus, and the data in the B storage flop-flops are displayed on the A.
						Qn	Qn	

X : Don't care


Z: High Impedance

Qn : The data stored into the internal flip-flops by most recent low to high transition of


the clock inputs.

* The clocks are not internally gated with either OEAB or OEBA. Therefore, data on the A and / or B Busses may be clocked into the storage flip-flops at any time.

SYSTEM DIAGRAM



PRELIMINARY



TIMING CHART

