


- 512 × 1 Sensor-Element Organization
- 200 Dots-Per-Inch (DPI) Sensor Pitch
- Performance Upgrade for the Texas Instruments TSL218
- High Linearity and Low Noise for 256 Gray Scale Applications
- Output Referenced to Ground
- Low Image Lag . . . 0.5% Typ
- Operation to 2 MHz
- Single 5-V Supply


Description

The TSL208 linear sensor array consists of 512 photodiodes, each with associated charge amplifier circuitry, aligned to form a contiguous 512 by 1 pixel array. Device pixels measure 120 mm (H) by 70 mm (W) with 125-mm center-to-center spacing and 55-mm spacing between pixels. Operation is simplified by internal logic that requires only a serial input (SI) pulse and a clock.



The device is intended for use in a wide variety of applications including contact imaging, mark and code reading, bar-code reading, edge detection and positioning, OCR, level detection, and linear and rotational encoding.

Functional Block Diagram



Copyright © 2001, TAOS Inc.

512×1 LINEAR SENSOR ARRAY WITH HOLD

TAOS009B - JUNE 2001

Terminal Functions

TERMINAL			DECORPORTAN				
NAME	NO.	1/0	DESCRIPTION				
AO	4	0	Analog output.				
CLK	3	ı	ck. The clock controls the charge transfer, pixel output and reset.				
GND	5	I	ound (substrate). All voltages are referenced to the substrate.				
SI	2	ı	erial input. SI defines the start of the data out sequence.				
SO	6	0	erial output. SO signals the end of the data out sequence.				
VDD	1, 7	Ī	Supply voltage for both analog and digital circuits.				

Detailed Description

The sensor consists of 512 photodiodes, called pixels, arranged in a linear array. Light energy impinging on a pixel generates photocurrent that is then integrated by the active integration circuitry associated with that pixel.

During the integration period, a sampling capacitor connects to the output of the integrator through an analog switch. The amount of charge accumulated at each pixel is directly proportional to the light intensity on that pixel and the integration time. The voltage output developed for each pixel is according to the following relationship:

Vout = KEt

where:

Vout is the voltage output for each pixel

K is the responsivity of the pixel at a given wavelength

E is the light intensity at the pixel given in μWatts/cm²

t is the integration time given in seconds

The output and reset of the integrators are controlled by a 512-bit shift register and reset logic. An output cycle is initiated by clocking in a logic 1 on SI. As the SI pulse is clocked through the shift register, the charge stored on the sampling capacitors of each pixel is sequentially connected to a charge-coupled output amplifier that generates a voltage on analog output AO (given above). After being read the pixel integrator is then reset, and the next integration period begins for that pixel. On the 513th clock rising edge, the SO pulse is clocked out on signifying the end of the read cycle. The device is then ready for another read cycle.

AO is driven by a source follower that requires an external pulldown resistor. When the output is not in the output phase, it is in a high-impedance state. The output is nominally 0 V for no light input and 2 V for a nominal full-scale output.



Copyright © 2001, TAOS Inc.

Absolute Maximum Ratings†

Supply voltage, V _{DD}	
Digital output current range, V _O	0.5 V to V _{DD+} 0.5 V
Digital output current	10 mA to 10 mA
Digital input current range, I ₁	20 mA to 20 mA
Operating free-air temperature range, T _A	0°C to 70°C
Storage temperature range, T _{stq}	25°C to 85°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Recommended Operating Conditions (see Figure 1 and Figure 2)

		MIN	NOM	MAX	UNIT
Supply voltage, V _{DD}		4.5	5	5.5	V
Input voltage, V _I		0		V_{DD}	V
High-level input voltage, V _{IH}	\	√ _{DD} × 0.7		V_{DD}	V
Low-level input voltage, V _{IL}		0		$V_{DD} \times 0.3$	V
Wavelength of light source, $\boldsymbol{\lambda}$		400		1000	nm
Clock frequency, f _{clock}		5		2000	kHz
Sensor integration time, t _{int}		0.2565		100	ms
Setup time, serial input, t _{su(SI)}		20			ns
Hold time, serial input, t _{h(SI)} (see Note 1)		0			ns
Operating free-air temperature, T _A		0		70	°C

NOTE 1: SI must go low before the rising edge of the next clock pulse.




Figure 1. Timing Waveforms

512 × 1 LINEAR SENSOR ARRAY WITH HOLD

TAOS009B - JUNE 2001

Electrical Characteristics at f_{clock} = 200 kHz, V_{DD} = 5 V, T_A = 25°C, λ_p = 660 nm, t_{int} = 5 ms, R_L = 330 $\Omega,~E_e$ = 20 μ W/cm² (unless otherwise noted) (see Note 2)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Analog output voltage (white, average over 512 pixels)		1.6	2	2.4	V
	Analog output voltage (dark, average over 512 pixels)	$E_e = 0$	0	0.07	0.15	V
PRNU	Pixel response nonuniformity	See Note 3			±20	%
	Nonlinearity of analog output voltage	See Note 4		±0.4%		FS
	Output noise voltage	E _e = 0, See Note 5		1		mVrms
	Saturation exposure	See Note 6	95	105		nJ/cm ²
	Analog output saturation voltage		2.7	2.75		V
DSNU	Dark signal nonuniformity	All pixels, $E_e = 0$ See Note 7		0.04	0.12	V
IL	Image lag	See Note 8		0.5		%
I _{DD}	Supply current			32	45	mA
I _{IH}	High-level input current	$V_I = V_{DD}$			10	μΑ
I _{IL}	Low-level input current	V _I = 0			10	μΑ
Ci	Input capacitance			10		pF

NOTES: 2. Clock duty cycle is assumed to be 50%.

- 3. PRNU is the maximum difference between the voltage from any single pixel and the average output voltage from all pixels of the device under test when the array is uniformly illuminated.
- 4. Nonlinearity is defined as the maximum deviation from a best-fit straight line over the dark-to-white irradiance levels, as a percent of analog output voltage (white).
- 5. RMS noise is the standard deviation of a single-pixel output under constant illumination as observed over a 5-second period.
- 6. Minimum saturation exposure is calculated using the maximum responsivity and minimum output saturation voltage figures.
- 7. DNSU is the difference between the maximum and minimum of dark-current voltage.
- 8. Image lag is a residual signal left in a pixel from a previous exposure. It is defined as a percent of white-level signal remaining after a pixel is exposed to a white condition followed by a dark condition:

$$IL = \frac{V_{AO}^{-V}AO(dark)}{V_{AO(white)} - V_{AO(dark)}} \times 100$$



TAOS009B - JUNE 2001

Operating Characteristics over recommended ranges of supply voltage and operating free-air temperature (see Figure 2)

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
t _{w(H)}	Clock pulse duration (high)		50		ns
$t_{w(L)}$	Clock pulse duration (low)		50		ns
ts	Analog output settling time to ±1%	$R_L = 330 \ \Omega, C_L = 50 \ pF$		350	ns





Figure 2. Operational Waveforms

TYPICAL CHARACTERISTICS

Figure 3

MECHANICAL INFORMATION



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Pixel centers are located along the center line of the mounting holes.

Figure 4. TSL208 Mechanical Specifications

TAOS009B - JUNE 2001

PRODUCTION DATA — information in this document is current at publication date. Products conform to specifications in accordance with the terms of Texas Advanced Optoelectronic Solutions, Inc. standard warranty. Production processing does not necessarily include testing of all parameters.

NOTICE

Texas Advanced Optoelectronic Solutions, Inc. (TAOS) reserves the right to make changes to the products contained in this document to improve performance or for any other purpose, or to discontinue them without notice. Customers are advised to contact TAOS to obtain the latest product information before placing orders or designing TAOS products into systems.

TAOS assumes no responsibility for the use of any products or circuits described in this document or customer product design, conveys no license, either expressed or implied, under any patent or other right, and makes no representation that the circuits are free of patent infringement. TAOS further makes no claim as to the suitability of its products for any particular purpose, nor does TAOS assume any liability arising out of the use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages.

TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS, INC. PRODUCTS ARE NOT DESIGNED OR INTENDED FOR USE IN CRITICAL APPLICATIONS IN WHICH THE FAILURE OR MALFUNCTION OF THE TAOS PRODUCT MAY RESULT IN PERSONAL INJURY OR DEATH. USE OF TAOS PRODUCTS IN LIFE SUPPORT SYSTEMS IS EXPRESSLY UNAUTHORIZED AND ANY SUCH USE BY A CUSTOMER IS COMPLETELY AT THE CUSTOMER'S RISK.

TAOS, the TAOS logo, and Texas Advanced Optoelectronic Solutions are trademarks of Texas Advanced Optoelectronic Solutions Incorporated.

Copyright © 2001, TAOS Inc.