Low Voltage / Low Power CMOS 16-bit MICROCONTROLLERS

TMP93CS44F / TMP93CS45F

OUTLINE AND DEVICE CHARACTERISTICS

The TMP93CS44 / TMP93CS45 are high-speed, advanced 16-bit microcontrollers developed for controlling medium to large-scale equipment. The TMP93CS45 does not have a ROM, the TMP93CS44 has a built-in ROM. Otherwise, the devices function in the same way.

The TMP93CS44F / TMP93CS45F are housed in 80-pin flat package (QFP80-P-1212-0.50A).

The device characteristics are as follows:

- (1) Original 16-bit CPU (900/L CPU)
 - TLCS-90 instruction mnemonic upward compatible
 - 16M-byte linear address space
 - General-purpose registers and register bank system
 - 16-bit multiplication / division and bit transfer / arithmetic instructions
 - Micro DMA : 4 channels (1.6 μs per 2 bytes at 20 MHz)
- (2) Minimum instruction execution time: 200 ns at 20 MHz
- (3) Internal RAM : 2K bytes

Internal ROM : TMP93CS44 64K-byte ROM
TMP93CS45 None

- (4) External memory expansion
 - Can be expanded up to 16M-bytes (for both programs and data).
 - AM8 / $\overline{16}$ pin (select the external data bus width)
 - Can mix 8- and 16-bit external data buses.

(Dynamic bus sizing)

8-bit timer :4 channels (5)16-bit timer :2 channel **(6)** Serial interface :2 channels (7)I²C bus channel (8):1 channel (9)10-bit A/D converter :8 channels (10) High current output :8 ports

(11) Watchdog timer

- (12) Bus width / wait controller: 3 blocks
- (13) Interrupt functions :33
 - 9 CPU interrupts
 - 17 internal interrupts
 - 7 external interrupts | 7-level priority can be set.
- (14) I/O ports


62 pins for TMP93CS44 and 44 pins for TMP93CS45

- (15) Standby function :4 halt modes (RUN, IDLE2, IDLE1, STOP)
- (16) Clock gear function
 - High-frequency clock can be changed from fc to fc / 16.
 - Dual clock Operation



Purchase of TOSHIBA I^2 C components conveys a license under the Philips I^2 C Patent Rights to use these components in an I^2 C system, provided that the system conforms to the I^2 C Standard Specification as defined by Philips.

- (17) Wide Range of Operating Voltage
 - Vcc = 2.7 to 5.5 V
- (18) Package
 - QFP80-P-1212-0.50A



Note) The pin state after reset

Product	AM8/16	Pin function after reset			
TMP93CS44	"H" level	Item in parentheses () are the initial setting after reset.			
	"H" level	Except for "*" pins, item in parentheses () are the initial setting after reset.			
TMP93CS45	"L" level	Except for "*" pins, item in parentheses () are the initial setting after reset. However, port 1 is initialized item of out parentheses.			

Figure 1 TMP93CS44/TMP93CS45 Block Diagram

2. PIN ASSIGNMENT AND FUNCTIONS

The assignment of input and output pins for the TMP93CS44 / TMP93CS45, their names and functions are described below.

2.1 Pin Assignment

Figure 2.1 shows pin assignment of the TMP93CS44F / TMP93CS45F.




Figure 2.1 Pin Assignment (80-pin QFP)

2.2 Pin Names and Functions

The names of input / output pins and their functions are described below. Table $2.2\,$ Pin Names and Functions.

Table 2.2 Pin Names and Function (1/3)

	Number					
Pin name	of pins	I/O	Functions			
P00 to P07	8	I/O	Port 0: I/O port that allows selection of I/O on a bit basis			
/ AD0 to AD7	0	3-state	Address/data (lower): Bits 0 to 7 for address/data bus			
P10 to P17		I/O	Port 1: I/O port that allows selection of I/O on a bit basis			
/ AD8 to AD15	8	3-state	Address data (upper): Bits 8 to 15 for address/data bus			
/ A8 to A15		Output	Address: Bits 8 to 15 for address bus			
P20 to P27		I/O	Port 2: I/O port that allows selection of I/O on a bit basis			
	8		(with pull-up resistor)			
/ A0 to A7	°	•	Address: Bits 0 to 7 for address bus			
/ A16 to A23		Output	Address: Bits 16 to 23 for address bus			
P30	1	Output	Port 30: Output port			
/ RD		Output	Read: Strobe signal for reading external memory			
P31	4	Output	Port 31: Output port			
/ WR	1	Output	Write: Strobe signal for writing data on pins AD0 to 7			
P32		I/O	Port 32: I/O port (with pull-up resistor)			
/ HWR	1	Output	High write: Strobe signal for writing data on pins AD8 to 15			
/ SCK		1/0	Mode clock SBI SIO mode clock			
P33		I/O				
/ SO	1 1	Output	Serial Send Data			
/SDA		•	SBI I ² C bus mode channel data			
P34	I/O		Port 34: I/O port			
/ SI			Serial Receive Data			
/ SCL			<u> </u>			
P35		I/O				
/INT0	1	Input	•			
		•	programmable level/rising edge			
P40		I/O	Port 40: I/O port			
/TI0	1	Input	Timer input 0: Timer 0 input			
/ INT1		Input	Interrupt request pin 1: Interrupt request pin with rising edge			
P41	_	I/O	Port 41: I/O port			
/TO3	1	Output	Timer output 3: 8-bit Timer 3 output			
P42		I/O	·			
/TI4	Input		Timer input 4: Timer 4 input			
/ INT4 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		Input				
		•	programmable rising / falling edge			
P43		I/O	Port 43: I/O port			
/ TI5	1	Input	Timer input 5: Timer 4 input			
/ INT5		Input	t Interrupt request pin 5: Interrupt request pin with rising edge _			
P44	4	I/O	Port 44: I/O port			
/TO4	1	Output	Timer output 4: Timer 4 output pin			

Table 2.2 Pin Names and Function (2/3)

Pin name	Number of pins	I/O	Functions				
P45		I/O	Port 45: I/O port				
/TI6	1 1	Input	Timer input 6: Timer 5 input				
/INT6	'	Input	Interrupt request pin 6: Interrupt request pin with programmable rising / falling edge				
P46		I/O					
/TI7	1 [Input	Timer input 7: Timer 5 input				
/INT7		Input	Interrupt request pin 7: Interrupt request pin with rising edge _				
P47		I/O	Port 47: I/O port				
/TO6	1 1	Output	Timer output 6: Timer 5 output pin				
P50 to P52, P54 to P57		Input	Port 50 to Port 52, Port 54 to Port 57: Input port				
/ AN0 to AN2, AN4 to AN7	AN2, Input Analog input: Analog signal input for A/D conver		Analog input: Analog signal input for A/D converter				
P53		Input	Port53: Input Port				
/ AN3			Analog input: Analog signal input for A/D converter				
/ ADTRG		Input	A/D converter external start trigger input				
P60		I/O	Port 60: I/O port (with pull-up resistor)				
/TXD0	1 1	Output	Serial send data 0				
P61	1 1	I/O	Port 61: I/O port (with pull-up resistor)				
/RXD0	1 Input		Serial receive data 0				
P62	I/O		Port 62: I/O port (with pull-up resistor)				
/ CTSO	1 [Input	Serial data send enable 0 (Clear to Send)				
/SCLK0		I/O	Serial Clock I/O 0				
P63	1	I/O	Port 63: I/O port (with pull-up resistor)				
/TXD1	1	Output	Serial send data 1				
P64		I/O	Port 64: I/O port (with pull-up resistor)				
/RXD1	1 1	Input	Serial receive data 1				
P65		I/O	Port 65: I/O port (with pull-up resistor)				
/ CTS1	1 [Input	Serial data send enable 1 (Clear to Send)				
/ SCLK1		I/O	Serial clock I/O 1				
P70		I/O	Port 70: I/O port (High current output available)				
/WAIT		Input	WAIT: Pin used to request CPU bus wait (It is active in 1 WAIT + N				
	1		mode or 0 + N WAIT mode. Set by the chip select/wait control				
			register.)				
P71 to P77	7	I/O	Port 7: I/O port (High current output available)				
		Input	Non-maskable interrupt request pin: Interrupt request pin with				
NMI	1 1		falling edge. Can also be operated at falling and rising edges by				
		Outnut	program. \tag{\tag{\tag{\tag{\tag{\tag{\tag{				
CLK	1 1	Output	Clock output: Outputs 15γ5 ÷ 2 Clock. Pulled-up during reset.				
	'		Can be disabled for reducing noise.				
ĒĀ	1	Input	External access: "0" should be inputted with TMP93CS45. "1" should be inputted with TMP93CS44.				

Table 2.2 Pin Names and Function (3/3)

Pin name	Number of pins	I/O	Functions		
AM8/16	1	Input	Address Mode: Selects external Data Bus width. (the case of TMP93CS44) "1" should be inputted. The Data Bus Width for external access is set by Chip Select / WAIT Control register, Port 1 Control register. (the case of TMP93CS45) "0" should be inputted with fixed 16bit Bus Width or 16bit Bus interlarded with 8bit Bus. "1" should be inputted with fixed 8bit Bus Width.		
ALE	1	Output	Address Latch Enable Can be disabled for reducing noise.		
RESET	1	Input	Reset: Initializes TMP93CS44/S45. (With pull-up resistor)		
VREFH	1	Input	Pin for high level reference voltage input to A/D converter		
VREFL	1	Input	Pin for low level reference voltage input to A/D converter		
AVCC	1		Power supply pin for A/D converter		
AVSS	1		GND pin for A/D converter (0 V)		
X1	1	Input	High Frequency Oscillator connecting pin		
X2	1	Output	High Frequency Oscillator connecting pin		
P66	1	I/O	Port 66: I/O port (Open Drain Output)		
/XT1	1	Input	Low Frequency Oscillator connecting pin		
P67	1	I/O	Port 67: I/O port (Open Drain Output)		
/ XT2	l	Output	Low Frequency Oscillator connecting pin		
TEST1/TEST2	2	Output / Input	TEST1 Should be connected with TEST2 pin.		
VCC	2		Power supply pin (All V _{CC} pins should be connected with GND (0V).)		
VSS	2	<u> </u>	GND pin (0 V) (All V _{SS} pins should be connected with GND (0V).)		

Note: Built-in Pull-up resistors can be released from the pins other than the \overline{RESET} pin by software.

3. OPERATION

This section describes the functions and basic operational blocks of TMP93CS44/S45 devices.

See the \[\cap 7. \] Points of Concern and Restrictions \[\] for the using notice and restrictions for each block.

3.1 CPU

TMP93CS44/S45 devices have a built-in high-performance 16-bit CPU (900/L CPU). (For CPU operation, see TLCS-900/L CPU in the previous section).

This section describes CPU functions unique to the TMP93CS44/S45 that are not described in the previous section.

3.1.1 Reset

To reset the TMP93CS44/S45, the \overline{RESET} input must be kept at 0 for at least 10 system clocks Resetting initializes the clock gear to 1/16. (16 μ s at 20 MHz) within the operating voltage range and with a stable oscillation.

When reset is accepted, the CPU sets as follows:

• Program Counter (PC) according to Reset Vector that is stored FFFF00H to FFFF02H.

```
PC (7 to 0) ← stored data in location FFFF00H

PC (15 to 8) ← stored data in location FFFF01H

PC (23 to 16) ← stored data in location FFFF02H
```

- Stack pointer (XSP) for system mode to 100H.
- IFF2 to 0 bits of status register to 111. (Sets mask register to interrupt level 7.)
- MAX bit of status register to 1. (Sets to maximum mode)
- Bits RFP2 to 0 of status register to 000. (Sets register banks to 0.)

When reset is released, instruction execution starts from PC (reset vector). CPU internal registers other than the above are not changed.

When reset is accepted, processing for built-in I/Os, ports, and other pins is as follows

- Initializes built-in I/O registers as per specifications.
- Sets port pins (including pins also used as built-in I/Os) to general-purpose input / output port mode.
- Pulls up the CLK pin to 1"H" level.
- Sets the ALE pin to "L" level (the case of TMP93CS45), to High Impeadance (Hi-Z) (the case of TMP93CS44).
- Note 1: By resetting, register in the CPU except program counter (PC), status register (SR) and stack pointer (XSP) and the data in internal RAM are not changed.
- Note 2: The CLK pin is pulled up to "H" level during reset. When the voltage is put down externally, there is possible to cause malfunctions.

Figure 3.1 (1) and (2) show the reset timing chart of TMP93CS45 and TMP93CS44.

3.1.2 AM8/16 pin

(1) TMP93CS44

Set this pin to "H". After reset, the CPU accesses the internal ROM with 16 bit bus width. The bus width when the CPU accesses an external area is set by Chip Select/Wait Control Register and the registers of Port 1, which are described in section 3.6.2 (The value of this pin is ignored and the value set by register is active.)

(2) TMP93CS45

① With fixed 16-bit data bus external 16-bit data bus or 8-bit data bus is selectable

Set this pin to "L". Port 1, AD8 to 15 and A8 to 15 pins are fixed to AD8 to 15 functions. The values set in Port 1 control register and Port 1 function register are invalid.

The external data bus width is set by the chip select/wait control register which is described in section 3.6.2.

It is necessary to set the program memory to be accessed to 16-bit data bus after reset.

2 With fixed external 8-bit data bus

Set this pin to "H". Port 1, AD8 to 15 and A8 to 15 pins are fixed to A8 to 15 functions. The values set in Port 1 control register and Port 1 function register are invalid.

The values of bit 4 <B0BUS>, <B1BUS> and <B2BUS> in the chip select/wait control register described in section 3.6.2 are invalid. The external 8-bit data bus is fixed.




Figure 3.1 (1) TMP93CS45 Reset Timing Chart




Figure 3.1 (2) TMP93CS44 Reset Timing Chart

3.2 Memory Map

Figure 3.2 is a memory map of the TMP93CS44/S45.





Figure 3.2 Memory map

3.3 Dual Clock, Standby Function


Dual Clock, Stand by Control Circuits consist of (1) System clock Controller, (2) Prescaler Clock Controller and (3) Standby Controller.

The Oscillator operating mode is classified to (a) Single Clock mode (only X1, X2 pin), and (b) Dual Clock mode (X1, X2, XT1, XT2 pin).

Figure 3.3 (1) shows a transition figure. Figure 3.3 (2) shows the block diagram. Figure 3.3 (3) shows I/O registers. Table 3.3 (1) shows the internal operation and system clock.



(a) Single Clock mode transition figure



(b) Dual Clock mode transition figure

Figure 3.3 (1) Transition Figure

The Clock Frequency input from X1, X2 pin is called fc, and the Clock Frequency input from XT1, XT2 pin is called fs. The clock frequency selected by SYSCR1 < SYSCK > is called system clock f_{FPH} . The devided clock of f_{FPH} is called system clock f_{SYS} , and the 1 cycle of f_{SYS} is called 1 state.

Table 3.3 (1) Internal operation and system clock

	Operating Mode	Oscil High Frequency (fc)	Low	CPU	internal I/O	System clock f _{SYS}
c k	RESET			reset	reset	fc/32
0	NORMAL			operate	operate	
O	RUN	oscillation	cton		operate	programmable (fc/ ₂ , fc/ ₄ , fc/ ₈ ,
) b	IDLE2		stop	stop	stop only A/D	fc/ ₁₆ , fc/ ₃₂)
ı.	IDLE1			stop	stop	
S	STOP	stop			stop	stop
	RESET	oscillation	stop	reset	reset	fc/ ₃₂
Sch	NORMAL	Oscillation	programmable	operate	operate	programmable (fc/ ₂ , fc/ ₄ , fc/ ₈ , fc/ ₁₆ , fc/ ₃₂)
0 0	SLOW	programmable	oscillation	Operate	Operate	fs/2
<u> </u>	RUN	Oscillator being used as system				programmable
n a	IDLE2	clock : oscillatior Other oscillator :		stop	stop only A/D	(fc/2, fc/4, fc/8,
	IDLE1		p 3		stop	fc/ ₁₆ , fc/ ₃₂ , fs/ ₂)
	STOP	sto	ор		3.Op	stop




Figure 3.3 (2) Block Diagram of Dual Clock, Standby circuits

SYSCR0 (006EH)

SYSCR1 (006FH)

CKOCR (006DH)

	7	6	5	4	3	2	1	0
bit Symbol	XEN	XTEN	RXEN	RXTEN	RSYSCK	WUEF	PRCK1	PRCK0
Read / Write				R/	W	•		
After reset	1	0	1	0	0	0	0	0
Function	High Frequency oscillator (fc) 0 : stop 1 : oscillation	Low Frequency oscillator (fs) 0 : stop 1 : oscillation	High Frequency oscillator (fc) after released STOP mode 0 : stop 1 : oscillation	Low Frequency oscillator (fs) after released STOP mode 0: stop 1: oscillation	slect clock after released STOP mode 0 : fc 1 : fs	Warm-Up Timer 0 write: don't care 1 write: start timer 0 read: end warm-up 1 read: not end warm-up	select prescale 00 : f _{FPH} 01 : fs 10 : fc/(16 × 11 : (reserve	4)
	7	6	5	4	3	2	1	0
bit Symbol					SYSCK	GEAR2	GEAR1	GEAR0
Read / Write						R/	w	
After reset				:	0	1	0	0
Function					select system clock 0 : fc 1 : fs	select gear v 000 : fc 001 : fc/2 010 : fc/4 011 : fc/8 100 : fc/16 101 : (rese 110 : (rese	rved)	quency (fc)
	7	6	5	4	3	2	1	0
bit Symbol							ALEEN	CLKEN
Read / Write							R/	W
After reset							0/1 _(Note2)	0/1 _(Note2)
Function							ALE Pin output control 0 : HZ output 1 : ALE output	CLK pin output control 0 : HZ output 1 : CLK output
	7	6	5	4	3	2	1	0
bit Symbol	WDTE	WDTP1	WDTP0	WARM	HALTM1	HALTM0	RESCR	DRVE
Read / Write			-	R/	w	•		
After reset	1	0	0	0	0	0	0	0
Function	WDT control 0 : disable 1 : enable	WDT Detection 00: 2 ¹⁵ /f _{\$Y\$} 01: 2 ¹⁷ /f _{\$Y\$} 10: 2 ¹⁹ /f _{\$Y\$} 11: 2 ²¹ /f _{\$Y\$}	n Time	Warm-Up Timer 0: 2 ¹⁴ / frequency inputted 1: 2 ¹⁶ / frequency inputted	HALT mode 00 : RUN mo 01 : STOP mo 10 : IDLE1 m 11 : IDLE2 m	ode ode	0 : Don't care 1 : Connects WDT output to RESET pin internally.	Pin state control in STOP mode 0 : I/O off 1 : Remains the state before HALT

WDMOD (005CH)

Note 1:

SYSCR1 < bit 7-4 > and CK0CR < bit 7-2 > are read as "1".

In the TMP93CS44, resetting sets < ALEEN > , < CLKEN > bit to "0". (High impedance ALE and CLK)

In the TMP93CS45, resetting sets < ALEEN > , < CLKEN > bit to "1". (output ALE and CLK) The CLK Note 2:

pin is internally pulled up during reset, regardless of the product types.

Writing "0" to SYSCR1<SYSCK>enables the high-frequency oscillator regardless of the value of Note 3: SYSCR0 < XEN >. Additionally, writing "1" to <SYSCK > register enebles the low-frequency oscillator regardless of th value of SYSCR0 < XTEN >.

Figure 3.3 (3) I/O registers about Dual Clock, Standby

3.3.1 System Clock Controller

The system clock controller generates system clock (f_{SYS}) for CPU core and internal I/O. It contains two oscillation circuits and clock gear circuit for high frequency (fc). The register SYSCR1<SYSCK> changes system clock to either fc or fs, SYSCR0<XEN>, <XTEN> controls enable / disable each oscillator, SYSCR1<GEAR 2 to 0> changes high frequency clock gear to either 1, 2, 4, 8 or 16 (fc, fc/2, fc/4, fc/8 or fc/16), and these functions can reduce the power consumption of the equipment in which the device is installed.

The system clock (f_{SYS}) is set to fc/32 (fc/16×1/2) because of $\langle XEN \rangle = "1"$, $\langle XTEN \rangle = "0"$, $\langle SYSCK \rangle = "0"$, $\langle GEAR 2 \text{ to } 0 \rangle = "100"$ by resetting.

For example, f_{SYS} is set to 0.625 MHz by resetting the case of 20 MHz oscillator is connected to X1, X2 pins.

The high frequency (fc) and low frequency (fs) clocks can be easily obtained by connecting a resonator to the X1 / X2, XT1 / XT2 pins, respectively. Clock input from an external oscillator is also possible.

The XT1, XT2 pins have also Port 66, 67 function. Therefore the case of single clock mode, the XT1, XT2 pins can be used as I/O port pins.




Figure 3.3 (4) Examples of Resonator Connection

Note 1: Note on using the low frequency oscillation circuit.

In connecting the low frequency resonator to ports 66 and 67, it is necessary to make the following settings to reduce the power consumption.

(connecting with resonators) P6CR<P66C, P67C>="11", P6<P66, P67>="00" (connecting with oscillators) P6CR<P66C, P67C>="11", P6<P66, P67>="10"

Note 2: Accurate adjustment of the oscillation frequency

The CLK pin outputs at 1/2 the system clock frequency (FSYS/2) is used to monitor the oscillation clock. With a system requiring adjustment of the oscillation frequency, an adjusting program must be written.

(1) Switching from NORMAL to SLOW mode

When the resonator is connected to X1, X2, or XT1, XT2 pin, the warm-up timer is used to change the operation frequency after getting stabilized oscillation.

The warm-up time can be selected by WDMOD<WARM>.

This starting and ending of warm-up timer are performed like the following example 1, 2 by program.

- Note 1: The warm-up timer is also used as a watchdog timer. So, when it is used as a warm-up timer, the watchdog timer must be disabled.
- Note 2: The case of using oscillator (not resonator) with stabilized oscillation, a warm-up timer is not need.
- Note 3: The warm-up timer is operated by a oscillation clock. Therefore, warm-up time has an error.

Table 3.3 (2) Warm-up Time


Warm-up Time WDMOD <warm></warm>	Change to NORMAL	Change to SLOW
0 (2 ¹⁴ /frequency)	0.8192 (ms)	500 (ms)
1 (2 ¹⁶ /frequency)	3.2768 (ms)	2000 (ms)

at fc = 20 MHz, fs = 32.768 kHz

Clock Setting Example 1:

Changing from the high frequency (fc) to the low frequency (fs).


SYSCR0	EQU	006EH	
SYSCR1	EQU	006FH	
WDCR	EQU	005DH	
WDMOD	EQU	005CH	
	RES	7, (WDMOD)	;)
	LD	(WDCR), B1H	;
	SET	4, (WDMOD)	; Sets Warm-up Time to 216/fs.
	SET	6, (SYSCR0)	; Enables Low Frequency Oscillation
	SET	2, (SYSCR0)	; Clears and starts Warm-up Timer.
WUP:	BIT	2, (SYSCR0)	;) Detects Find of Wenner on Times
	JR	NZ, WUP	; } Detects End of Warm-up Timer.
	SET	3, (SYSCR1)	; Changes f _{SYS} from fc to fs.
	RES	7, (SYSCR0)	; Disables High Frequency Oscillation.
	SET	7, (WDMOD)	; Enables Watchdog Timer.



Clock Setting Example 2:

changing from the low frequency (fs) to the high frequency (fc).

```
SYSCR0
            EQU
                    006EH
SYSCR1
            EQU
                    006FH
WDCR
            EQU
                    005DH
WDMOD
            EQU
                    005CH
            RES
                    7, (WDMOD)
                                               Disables Watchdog Timer.
            LD
                    (WDCR), B1H
            RES
                    4, (WDMOD)
                                          ; Sets Warm-up Time to 214/fc.
                                          ; Enables High Frequency (fc).
            SET
                    7, (SYSCR0)
            SET
                    2, (SYSCR0)
                                          ; Clears and Starts Warm-up Timer.
WUP:
            BIT
                    2, (SYSCR0)
                                               Detects End of Warm-up Timer.
                    NZ, WUP
            JR
            RES
                    3, (SYSCR1)
                                          ; Changes f<sub>SYS</sub> from fs to fc.
                                          ; Disables Low Frequency Oscillation.
            RES
                    6, (SYSCR0)
            SET
                    7, (WDMOD)
                                          ; Enable Watchdog timer
```



(2) Clock Gear Controller

When the high-frequency clock fc is selected at SYSCR1 < SYSCK > = "0", the clock gear select register SYSCR1 < GEAR2 to 0> sets f_{FPH} to either fc, fc/2, fc/4, fc/8, fc/16. Switching f_{FPH} with the clock gear reduces the power consumption.

Clock Setting Example 3:

Changing gear value of the high-frequency clock

```
SYSCR1 EQU 006FH

LD (SYSCR1), XXXX0000B ; Changes f<sub>SYS</sub> to fc/2

LD (SYSCR1), XXXX0100B ; Changes f<sub>SYS</sub> to fc/32

X : Don't care
```

(High-frequency clock gear changing)

To change the frequency of the clock gear, write the value to SYSCR1 < GEAR2 to 0 > register. It is necessary to continue the warm-up time until changing after writing the register value.

There is a possibility that the instruction next to the clock-gear-changing instruction is executed by the clock gear before changing. To execute the instruction next to the clock-gear-changing instruction by the clock gear after changing, input the dummy instruction (instruction to execute the write cycle) as follows.

```
(Example)
```

```
SYSCR1 EQU 006FH

LD (SYSCR1), XXXX0001B ; Changes f<sub>SYS</sub> to fc/4.

LD (DUMMY), 00H ; Dummy instruction

Instruction to be executed by the clock gear after changing
```

X: Don't care

3.3.2 Prescaler Clock Controller

The 9-bit prescaler provides a clock to 8-bit Timer 0, 1, 2, 3, 16-bit Timer 4, 5, and Serial Interface 0, 1.

The clock input to the 9-bit prescaler is selected either f_{FPH} , fc/16, or fs by SYSCR0 < PRCK1, 0 > register.

<PRCK1, 0> register is initialized to "00" by resetting.

When the IDLE 1 mode (operates only oscillator) is used, set TRUN<PRRUN> to '0' to stop 9 bit prescaler before 'HALT' instruction is executed.

3.3.3 Internal Clock Pin Output Function

TMP93CS45

CLK pin outputs f_{SYS} divided by 2 internal clock.

Outputs are specified by the clock output control register CKOCR<CLKEN>. Writing "1" sets clock output, and writing "0" sets high impedance. After reset, CKOCR<CLKEN> is depended on each product types. It is necessary to set for each usage. Table 3.3 (3) shows the value and operation after reset.

During reset, CLK pin is internally pulled up regardless of the value of <CLKEN> register. See TMP93CS44/S45 Reset Timing Chart in figure 3.1 (1), (2).

Table 3:3 (3) CEEKEN AND CER PHI OPERATION AFTER 16361								
Type No.	CKOCR < CLKEN >	CLK pin operation						
TMP93CS44	0	High impedance						

Table 3.3 (3) < CLKEN > and CLK pin operation after reset

Note: To set C<CLKEN> = "0" and set CLK pin to high impedance, pull up externally to prevent through current which follows to the input buffer of CLK pin.

fsys/2 clock output

3.3.4 Standby Controller

(1) Halt mode

When the HALT instruction is executed, the operating mode changes RUN, IDLE2, IDLE1 or STOP mode depending on the contents of the HALT mode setting register WDMOD<HALTM1,0>. Figure 3.3 (5) shows the alternative states of watchdog timer mode registers.




Figure 3.3 (5) Watchdog timer mode register

The futures of RUN, IDLE2, IDLE1 and STOP modes are as follows.

- ① RUN: Only the CPU halts; power consumption remains unchanged.
- ② IDLE2: The built-in oscillator and the specified I/O operates.

 The Power Consumption is redced to 1/2 than that during NORMAL operation.
- ③ IDLE1: Only the built-in oscillator operates, while all other built-in circuits stop. The Power Consumption is reduced to 1/5 or less than that during NORMAL operation.
- STOP: All internal circuits including the built-in oscillator stop. This greatly reduces power consumption.

The operations in the halt state is described in table 3.3 (4).

	Halt mode	RUN	IDLE2	IDLE1	STOP		
	WDMOD < HALTM1, 0>	00	11	10	01		
	CPU	Stop					
	I/O port	Keep the state when the "HALT" instruction was executed. See table 3.3 (7)					
$ \downarrow $	8 bit Timer						
U O	16 bit Timer						
_ [Serial Channel	Operate					
^m	Serial Bus Interface	e St					
	A/D Converter			ī			
	Watchdog Timer						
	Interrupt Controller						

Table 3.3 (4) I/O Operation During Halt mode

(2) How to Release the Halt mode

These HALT states can be released by resetting or requesting an interrupt. The halt release sources are determined by the combinations between the states of interrupt mask register <IFF2 to 0> and the halt modes. The details for releasing the HALT status are shown in Table 3.3 (5).

Released by requesting an interrupt

The operating released from the halt mode depends on the interrupt enabled status. When the interrupt request level set before executing the HALT instruction exceeds the value of the interrupt mask register, the interrupt due to the source is processed after releasing the halt mode, and CPU starts executing an instruction that follows the HALT instruction. When the interrupt request level set before executing the HALT instruction is less than the value of the interrupt mask register, releasing the halt mode is not executed. (in non-maskable interrupts, interrupt processing is processed after releasing the halt mode regardless of the value of the mask register.)

However only for INTO interrupts, even if the interrupt request level set before executing the HALT instruction is less than the value of the interrupt mask register, releasing the halt mode is executed. In this case, interrupt processing is not processed, and CPU starts executing the instruction next to the HALT instruction, but the interrupt request flag is held at "1".

Release by resetting

Releasing all halt status is executed by resetting.

When the STOP mode is released by RESET, it is necessary enough resetting time (3 ms or more) to set the operation of the oscillator to be stable.

When releasing the halt mode by resetting, the internal RAM data keeps the state before the "HALT" instruction is executed. However the other setting contents are initialized. (Releasing due to interrupts keep the state before the "HALT" instruction is executed.)

	Interrupt receiving status		Interrupt enable			Interrupt disable				
Interrupt receiving status		(Interrupt level) \geq (Interrupt mask)				(interrupt level) < (Interrupt mask)				
		Halt mode	RUN	IDLE2	IDLE1	STOP	RUN	IDLE2	IDLE1	STOP
e o		NMI	0	0	0	⊚*1	-	-	-	-
ı		INTWDT	0	×	×	×	-	_	_	-
s 0	p t	INT0	©	0	©	⊚*1	0	0	0	○*1
n g	ם ו	INT1, 4 to 7			×	×	×	×	*	×
S -:	e r	INTT0 to 3	0	0	×	×	×	×	×	×
e e	n t	INTTR4 to 7	©	0	×	×	×	×	×	×
— —	_	INTO4, 5	0	0	×	×	×	×	×	×
		INTRX0, TX0	0	0	×	×	×	×	×	×
<u>a</u>		INTRX1, TX1	0	0	×	×	×	×	×	×
±		INTS2	0	0	×	×	×	×	×	×
		INTAD		×	×	×	×	×	×	×
		RESET	0	0	0	0	0	0	0	0

Table 3.3 (5) Halt releasing source and Halt releasing operation

① : After releasing the halt mode, CPU starts interrupt processing. (RESET initializes LSI.)

After releasing the halt mode, CPU starts executing an instruction that follows the HALT instruction.

 \times : It can not be used to release the halt mode.


- : This combination type does not exist because the priority level (interrupt request level) of non-maskable interrupts is fixed to highest priority level "7".

*1 : Releasing the halt mode is executed after passing the warming-up time.

Note: When releasing the halt mode is executed by INT0 interrupt of the level mode in the interrupt enabled status, hold level "H" until starting interrupt processing. If level "L" is set before holding level "L", interrupt processing is correctly started.

(Example releasing "RUN" mode)

INTO interrupt releases HALT state when the RUN mode is on.



When halt is released by reset, the starts (including those of the internal RAM) before halt state was entered can be maintained. However, if the HALT instruction is executed within the internal RAM, the contents of the RAM way not be maintained. In this case, we recommend releasing the halt state using INTO.

(3) Operation

1 RUN mode

In the RUN mode, the system clock continues to operate even after a HALT instruction is executed. Only the CPU stops executing the instruction. In the HALT state, an interrupt request is sampled with the falling edge of the "CLK" signal.

Releasing the RUN mode is executed by the external/internal interrupts. (See Table 3.3 (5) Halt releasing source and Halt releasing operation.)

Figure 3.3 (6) shows the interrupt timing for releasing the HALT state by interrupts in the RUN/IDLE2 mode.




Figure 3.3 (6) Timing Chart for Releasing the HALT State by Interrupt in RUN/IDLE2 modes

2 IDLE2 mode

In the IDLE2 mode, the system clock is supplied to only specific internal I/O devices, and the CPU stops executing the current instruction.

In the IDLE2 mode, the HALT state is released by an interrupt with the same timing as in the RUN mode. The IDLE2 mode is released by external/internal interrupt, except INTWDT/INTAD interrupts. (See table 3.3 (5) Halt releasing source and Halt releasing operation.)

In the IDLE2 mode, the watchdog timer should be disabled before entering the halt status to prevent the watchdog timer interrupt occurring just after releasing the halt mode.

③ IDLE1 mode

In the IDLE1 mode, only the internal oscillator operates. The system clock in the MCU stops, the CLK pin is fixed at the level "H" in the output enable (CKOCR<CLKEN>="1").

In the HALT state, and interrupt request is sampled aynchronumly with the system clock, however the HALT release (restart of operation) is performed synchronously with it.

IDLE1 mode is released by external interrupts (NMI, INT0). (See table 3.3 (5) Halt releasing source and Halt releasing operation.)

When the IDLE1 mode is used, setting TRUN<PRRUN> to "0" to stop 9, 5 bit prescaler before "HALT" instruction reduces the power consumption.

Figure 3.3 (7) illustrates the timing for releasing the HALT state by interrupts in the IDLE1 mode.




Figure 3.3 (7) Timing Chart of HALT Released by Interrupts in IDLE1 Mode

4 STOP mode

The STOP mode is selected to stop all internal circuits including the internal oscillator. The pin status in the STOP mode depends on setting of a bit in the watchdog timer mode register WDMOD<DRVE>. (See Figure 3.3 (5) for setting of WDMOD<DRVE>.) Table 3.3 (7) summarizes the state of these pins in the STOP mode.

The STOP mode is released by external interrupts (NMI, INTO). When the STOP mode is released, the system clock output starts after warm-up time required to attain stable oscillation. The warm-up time can be set using WDMOD<WARM>. See the example of warm-up time (Table 3.3. (6)).

In a system which supplies stable clock generated by an external oscillator, the warm-up time can be reduced by using the setting of T45CR < WCU >.

Figure 3.3 (8) illustrates the timing for releasing the HALT state by interrupts during the STOP mode.




Figure 3.3 (8) Timing Chart of HALT State Release by Interrupts in STOP Mode

Clock operation frequency	Warm-up	Clock froguency	
after the stop mode	WDMOD <warm>=0</warm>	WDMOD <warm> = 1</warm>	Clock frequency
fc	0.8192	3.2768	
fc/2	1.6384	6.5536	
fc/4	3.2768	13.1072	fc = 20 MHz
fc/8	6.5536	26.2144	
fc/16	13.1072	52.4288	
fs	500	2000	fs = 32.768 kHz

Table 3.3 (6) The example of warm-up time after releasing the stop mode

How to calculate the warm-up time

WDMOD<WARM>="0" : Clock operation frequency after the 2^{14} /STOP mode WDMOD<WARM>="1" : Clock operation frequency after the 2^{16} /STOP mode

The NORMAL / SLOW mode selection is possible after released STOP mode.

This is selected by SYSCR0 <RSYSCK>. Therefore, Setting to <RSYSCK>, <RXEN>, <RXTEN> is necessary before "HALT" instruction is executed.

(Setting Example)

The STOP mode is entered when the low frequency (fs) operates, and after that high frequency operates after releasing by \overline{NMI} .

Address EQU SYSCR0 006EH SYSCR1 EQU 006FH **WDMOD** EQU 005CH 8FFDH LD (SYSCR1), 08H ; fsys = fs/29000H **RES** 4, (WDMOD) ; Sets Warm-up Time to 214/fc 9002H (SYSCR0), -11000 - - B; Operates High Frequency after released. LD -: no change (Note) 9005H **HALT Clears and Starts NMI** Warm-up Timer (High Frequency) end **NMI** Interrupt Routine 9006H LD XX, XX **RETI**

When different modes are used before and after STOP mode as the above mentioned, there is Note: possible to release the HALT mode without changing the operation mode by acceptance of the halt release interrupt request during execution of "HALT" instruction (during 8 states). In the system which accepts the interrupts during execution "HALT" instruction, set the same operation mode before and after the STOP mode.

Table 3.3 (7) Pin states in STOP mode

D'a Nama	110	TMP9	3CS44	TMP9	TMP93CS45	
Pin Name	1/0	<drve> = 0</drve>	<drve> = 1</drve>	<drve> = 0</drve>	<drve> = 1</drve>	
P00 to P07	Input mode Output mode AD0 to AD7	A	Output	X X -	X X -	
P10 to P17	Input mode Output mode/A8 to A15 AD8 to AD15	<u> </u>	Output -	X X -	X X -	
P20 to P27	Input mode Output mode, A0 to A7/A16 to A23	A	▲ Output	A	▲ Output	
P30 (RD), P31 (WR)	Output	-	Output	_	"H" level output	
P32 (HWR/SCK)	Input mode Output mode	PU* PU*	PU Output			
P33 to P35	Input mode Output mode	<u>-</u> -	– Output	The same as for TMP93CS44		
P40 to P47	Input mode Output mode		– Output			
P50 to P57	Input	A	A			
P60 to P65	Input mode Output mode	PU* PU*	PU Output			
P70 to P77	Input mode Output mode	-	– Output			
NMI	Input	Input	Input			
ALE	Output (<aleen> = 1)</aleen>	"L" level output	"L" level output			
CLK	Output (<clken> = 1)</clken>	_	"H" level output			
RESET	Input	Input	Input			
EA	Input	"H" level fix	"H" level fix	"L" level fix	"L" level fix	
AM8/16	Input	"H" level fix	"H" level fix	Input	Input	
X1	Input	_	_			
X2	Output	"H" level output	"H" level output	The same as for TMP93CS44		
P66	Input mode Output mode XT1	- - -	Output			
P67	Input mode Output mode XT2	- - -	Output			

Inputs is not accepted; output is at high impedance. Input gate in operation. Fix input voltage to 0 or 1 so that the input pin stays constant. Input:

Output : PU Output state

Programmable pull-up pin in input gate in operation. Fix the pin to avoid through current since the input gate operates when a pull-up pin resistance is not set.

Programmable pull-up pin in input gate disable state. No through current even if the pin is set to high

PU*

impedance.

When a HALT instruction is executed and the CPU stops at the address of the port register, an input gate operates. Fix the pin to avoid through current, and change the program.

Cannot set.

Note: Port registers are used for controlling programmable pull-up. If a pin is also used for an output function (e.g. TO3) and the output function is specified, whether pull-up is selected depends on the output function data. If a pin is also used for an input function, whether pull-up is selected depends on the port register setting value only.

3.4 Interrupts

TLCS-900 interrupts are controlled by the CPU interrupt mask flip-flop <IFF2 to 0> and the built-in interrupt controller.

Altogether the TMP93CS44 / S45 have the following 33 interrupt sources:

Internal interrupts 26

- Software interrupts: 8
- Illegal instruction execution: 1
- Interrupts from built-in I/Os: 17

External interrupts 7

• External pins (NMI, INT0, INT1, INT4, to INT7)

A fixed individual interrupt vector number is assigned to each interrupt source; six levels of priority can also be assigned to each maskable interrupt. Non-maskable interrupts have a fixed priority of 7.

When an interrupt is generated, the interrupt controller sends the value of the priority of the interrupt source to the CPU. When more than one interrupt is generated simultaneously, the interrupt controller sends the value of the highest priority (7 for non-maskable interrupts is the highest) to the CPU.

The CPU compares the value of the priority sent with the value in the CPU interrupt mask register (IFF2 to 0). If the value is greater than that the CPU interrupt mask register, the interrupt is accepted. The value in the CPU interrupt mask register (IFF2 to 0) can be changed using the EI instruction (Executing EI n changes the contents of <IFF2 to 0> to n). For example, programming EI 3 enables acceptance of maskable interrupts with a priority of 3 or greater, and non-maskable interrupts which are set in the interrupt controller. The DI instruction (<IFF2 to 0> = 7) operates in the same way as the EI 7 instruction. Since the priority values for maskable interrupts are 0 to 6, the DI instruction is used to disable acceptance of maskable interrupts. The EI instruction becomes effective immediately after execution (With the TLCS-90, the EI instruction becomes effective after execution of the subsequent instruction).

In addition to the general-purpose interrupt processing mode described above, there is also a Micro DMA processing mode . Micro DMA is a mode used by the CPU to automatically transfer byte or word data. It enables the CPU to process interrupts such as data saves to built-in I/Os at high speed.

Figure 3.4 (1) is a flowchart showing overall interrupt processing.




Figure 3.4 (1) Interrupt Processing Flowchart

3.4.1 General-Purpose Interrupt Processing

When accepting an interrupt, the CPU operates as follows:

- (1) The CPU reads the interrupt vector from the interrupt controller. When more than one interrupt with the same level is generated simultaneously, the interrupt controller generates interrupt vectors in accordance with the default priority (which is fixed as follows: the smaller the vector value, the higher the priority), then clears the interrupt request.
- (2) The CPU pushes the program counter and the status register to the system stack area (area indicated by the system mode stack pointer (XSP)).
- (3) The CPU sets a value in the CPU interrupt mask register <IFF2 to 0> that is higher by 1 than the value of the accepted interrupt level. However, if the value is 7, 7 is set without an increment.
- (4) The CPU increments the INTNEST (Interrupt Nesting Counter).
- (5) The CPU jumps to address stored at FFFF00H + interrupt vector, then starts the interrupt processing routine.

The following diagram	shows all	the above	processing	state number.

Bus Width of Stack Area	Bus Width of Interrupt Vector Area	Interrupt processing state number
8 bit	8 bit	35
o bit	16 bit	31
16 bit	8 bit	29
l le bit	16 bit	25

To return to the main routine after completion of the interrupt processing, the RETI instruction is usually used. Executing this instruction restores the contents of the program counter and the status registers and decrements INTNEST (Interrupt Nesting Counter).


Though acceptance of non-maskable interrupts cannot be disabled by program, acceptance of maskable interrupts can. A priority can be set for each source of maskable interrupts. The CPU accepts an interrupt request with a priority higher than the value in the CPU mask register <IFF2 to 0>. The CPU mask register <IFF2 to 0> is set to a value higher by 1 than the priority of the accepted interrupt. Thus, if an interrupt with a level higher than the interrupt being processed is generated, the CPU accepts the interrupt with the higher level, causing interrupt processing to nest.

The interrupt request with a priority higher than the accepted now interrupt during the CPU is processing above (1) to (5) is accepted before the 1'st instruction in the interrupt processing routine, causing interrupt processing to nest. (This is the same case of over lapped each Non-Maskable interrupt (level "7").) The CPU does not accept an interrupt request of the same level as that of the interrupt being processed.

Resetting initializes the CPU mask registers <IFF2 to 0> to 7; therefore, maskable interrupts are disabled.


The following (1) to (5) show a flowchart of interrupt processing.

(1) Maskable interrupt




During execution of the main program, the CPU accepts an interrupt request. The CPU increments the IFF so that the interrupts of level 1 are not accepted during processing the interrupt routine.

(3) Interrupt nesting




During processing the interrupts of level 3, the IFF is set to 4. When an interrupt with a level higher than level 4 is generated, the CPU accepts the interrupt with the higher level, causing interrupt processing to nest.

(5) Interrupt sampling timing




If an interrupt with a level higher than the interrupt being processed is generated, the CPU accepts the interrupt with the higher level. The program counter which returns at ⑤ is the start address of INTTO interrupt routine.

(2) Non-maskable interrupt



DI instruction is executed in the main program, so that the interrupts of only level 7 are accepted. The CPU does not increment the IFF even if the CPU accepts an interrupt request of level 7.

(4) Software interrupt



The CPU accepts the software interrupt request during DI status(IFF = 7) because of the level 7. The IFF is not changed by the software interrupts.

(example) ____ (underline) : Instruction ①.②.··· : Execution flow The addresses FFFF00H to FFFFFFH (256 bytes) of the TMP93CS44/S45 are assigned for interrupt vector area.

Table 3.4 (1) TMP93CS44 / S45 Interrupt Table

Default priority	Туре	Interrupt source	Vecter value "V"	Address refer to vector	HDMA start vector
1		Reset or SWI0 instruction	0000H	FFF00H	_
2		SWI 1 instruction	0004H	FFF04H	_
3		Illegal instruction, or SWI2	0008H	FFF08H	_
4	Non-	SWI 3 instruction	000СН	FFF0CH	_
5	maskable	SWI 4 instruction	0010H	FFF10H	_
6		SWI 5 instruction	0014H	FFF14H	_
7		SWI 6 instruction	0018H	FFF18H	_
8		SWI 7 instruction	001CH	FFF1CH	_
9		NMI : NMI Pin input	0020H	FFF20H	08H
10		INTWD : Watch-dog timer	0024H	FFF24H	09H
11		INTO : INTO pin input	0028H	FFFF28H	0AH
12		INT1 : INT1 pin input	002CH	FFFF2CH	0BH
13		INT4 : INT4 pin input	0030H	FFFF30H	0CH
14		INT5 : INT5 pin input	0034H	FFFF34H	0DH
15		INT6 : INT6 pin input	0038H	FFFF38H	0EH
16		INT7 : INT7 pin input	003СН	FFFF3CH	0FH
17		INTTO : 8-bit timer0	0040H	FFFF40H	10H
18		INTT1 : 8-bit timer1	0044H	FFFF44H	11H
19		INTT2 : 8-bit timer2	0048H	FFFF48H	12H
20		INTT3 : 8-bit timer3	004CH	FFFF4CH	13H
21		INTTR4 : 16-bit timer4 (TREG4)	0050H	FFFF50H	14H
22	Maskable	INTTR5 : 16-bit timer4 (TREG5)	0054H	FFFF54H	15H
23		INTTR6 : 16-bit timer5 (TREG6)	0058H	FFFF58H	16H
24		INTTR7 : 16-bit timer5 (TREG7)	005CH	FFFF5CH	17H
25		INTT04 : 16-bit timer4 (Over flow)	0060Н	FFFF60H	18H
26		INTT05 : 16-bit timer5 (Over flow)	0064H	FFFF64H	19H
27		INTRX0 : Serial receive (Channel.0)	0068H	FFFF68H	1AH
28		INTTX0 : Serial send (Channel.0)	006CH	FFFF6CH	1BH
29		INTRX1 : Serial receive (Channel.1)	0070H	FFFF70H	1CH
30		INTTX1 : Serial send (Channel.1)	0074H	FFFF74H	1DH
31		INTAD : A/D conversion completion	0078H	FFFF78H	1EH
32		INTS2 : Serial bus send and receive	007CH	FFFF7CH	1FH
-		(Reserved)	0080H	FFFF80H	20H
to		to	to	to	to
_		(Reserved)	00FCH	FFFFFCH	3FH

Setting to Reset / Interrupt Vector

① Reset Vector

FFFF00H	PC (7 to 0)
FFFF01H	PC (15 to 8)
FFFF02H	PC (23 to 16)
FFFF03H	XX

The vector base addresses are depended on the products.

Type No.	Vector base address	PC setting sequence after reset	Notes
TMP93CS44 TMP93CS45 TMP93PS44	FFFF00H	PC (7 to 0) ← address FFFF00H PC (15 to 8) ← address FFFF01H PC (23 to 16) ← address FFFF02H	P27 to 20/A23 to 16 pins input ports with pull- up due to reset. The logic data is "FFH". When Port 2 is used as A23 to 16 pins to access the program ROM, set PC (23 to 16) to "FFH" and the reset vector to "FF0000H to FFFFFFH". (for mainly products without ROM)

② Interrupt Vector (except Reset Vector)

```
(Setting Example)
```

Sets the Reset Vector: FF0000H, NMI Vector: FF9ABCH, INTAD Vector: 123456H.

ORG FFFF00H

DL FF0000H ; Reset = FF0000H

ORG FFFF20H

DL FF9ABCH ; $\overline{\text{NMI}} = \text{FF9ABCH}$

ORG FFFF78H

DL 123456H ; INTAD = 123456H

ORG FF0000H

LD A, B Note:

ORG, DL are Assembler Directives.

ORG FF9ABCH ORG : control location counter

LD B, C DL : defines long word (32-bits) data

ORG 123456H

LD C, A

3.4.2 Micro DMA

In addition to the conventional interrupt processing, the TLCS-900 also has a Micro DMA function. When an interrupt is accepted, in addition to an interrupt vector, the CPU receives data indicating whether processing is Micro DMA mode or general-purpose interrupt. If Micro DMA mode is requested, the CPU performs Micro DMA processing.

The TLCS-900 can process at very high speed because it has transfer parameters in dedicated registers in the CPU. Since those dedicated registers are assigned as CPU control registers, they can only be accessed by the LDC instruction.

(1) Micro DMA operation

Micro DMA operation starts when the accepted interrupt vector value matches the Micro DMA start vector value. The Micro DMA has four channels so that it can be set for up to four types of interrupt source.

When a Micro DMA interrupt is accepted, data is automatically transferred from the transfer source address to the transfer destination address set in the control register, and the transfer counter is decremented. If the value in the counter after decrementing is other than 0, Micro DMA processing is completed; if the value in the counter after decrementing is 0, general-purpose interrupt processing is performed.

32-bit control registers are used for setting transfer source / destination addresses. However, the TLCS-900 has only 24 address pins for output. A 16M-byte space is available for the Micro DMA.


There are two data transfer modes: one-byte mode and one-word mode. Incrementing, decrementing, and fixing the transfer source / destination address after transfer can be done in both modes. Therefore data can easily be transferred between I/O and memory and between I/Os. For details of transfer modes, see the description of transfer mode registers.

The transfer counter has 16 bits, so up to 65536 transfers (the maximum when the initial value of the transfer counter is 0000H) can be performed for one interrupt source by Micro DMA processing.

When the transfer counter is decremented to "0" after data is transferred with micro DMA, general-purpose interrupt processing is performed. After processing the general-purpose interrupt, starting the interrupts of the same channel restarts the transfer counter from 65536. If necessary, reset the transfer counter.

Interrupt sources processed by Micro DMA processing are those with the Micro DMA start vectors listed in Table 3.4 (1).

The following timing chart is a Micro DMA cycle of the Transfer Address INC rement mode (Condition: 16 bit Bus width for 16M Byte, 0 wait).



(Note 3) This may be a dummy cycle with an instruction queue buffer. (Note 1) These 2 states are added in the case that the bus width of the

(Note 2) These 2 states are added in the case that the bus width of the destination address area is 8 bits.

source address area is 8 bits.




Figure 3.4(3) Micro DMA cycle (COUNT = 0)


(Note 1) These 2 states are added in the case that the bus width of the source address area is 8 bits.

(Note 2) These 2 states are added in the case that the bus width of the destination address area is 8 bits.

(Note 3) This be a dummy cycle with an instruction queue buffer. (Note 4) These 2 states are added in the case of the bus width of stack

address area is 8 bits.

(2) Register configuration (CPU control register)



These Control Register can not be set only "LDC cr, r" instruction.

Example:

•	
LD	XWA, 100H
LDC	DMAS0, XWA
LD	XWA, 50H
LDC	DMAD0, XWA
LD	WA, 40H
LDC	DMAC0, WA
LD	A, 05H
LDC	DMAM0, A

(3) Transfer mode register details

(DMAM0 to 3)		
0 0 0 0	Mode Note: When setting values for this register, set the upper 4 bits to 0.	
↓	Z: 0 = byte transfer, 1 = word transfer	execution time (Min) at 20 MHz
0 0 0 Z	Transfer destination address INC mode for I/O to memory (DMADn +) ← (DMASn) DMACn←DMACn − 1 if DMACn = 0 then INT.	16 states (1.6 μs)
0 0 1 Z	Transfer destination address DEC mode for I/O to memory (DMADn −) ← (DMASn) DMACn←DMACn − 1 if DMACn = 0 then INT.	16 states (1.6 μs)
0 1 0 Z	Transfer source address INC mode	16 states (1.6 μs)
0 1 1 Z	Transfer source address DEC mode	16 states (1.6 μs)
1 0 0 Z	Fixed address mode I/O to I/O (DMADn) ← (DMASn) DMACn←DMACn − 1 if DMACn = 0 then INT.	16 states (1.6 μs)
1 0 1 1	Counter mode for interrupt counter DMASn←DMASn + 1 DMACn←DMACn − 1 if DMACn = 0 then INT.	11 states (1.1 μs)

(1 states = 100 ns at 20 MHz, High frequency mode)

Note1: n: corresponds to micro DMA channels 0 to 3.

DMADn + / DMASn + : Post-increment (Increments register value after transfer.)

DMADn -/ DMASn -: Post-decrement (Decrement register value after transfer.)

Note2: Execution time: When setting source address/destination address area to 16-bit bus,

OWAIT.

Clock condition: fc = 20 MHz, Clock gear: 1 (fc)

Note3: Do not use the codes other than the above mentioned codes for transfer mode register.

3.4.3 Interrupt Controller

Figure 3.4 (2) is a block diagram of the interrupt circuits. The left half of the diagram shows the interrupt controller; the right half includes the CPU interrupt request signal circuit and the HALT release signal circuit.

Each interrupt channel (total of 24 channels) in the interrupt controller has an interrupt request flip-flop, interrupt priority setting register, and a register for storing the Micro DMA start vector. The interrupt request fip-flop is used to latch interrupt requests from peripheral devices. The flip-flop is cleared to 0 at reset, when the CPU reads the interrupt channel vector after the acceptance of interrupt, or when the CPU executes an instruction that clears the interrupt of that channel (writes 0 in the clear bit of the interrupt priority setting register).

For example, to clear the INTO interrupt request, set the register after the DI instruction as follows.

$$INTEOAD \leftarrow ---- 0 ----B$$

The status of the interrupt request flip-flop is detected by reading the clear bit. Detects whether there is an interrupt request for an interrupt channel.

The interrupt priority can be set by writing the priority in the interrupt priority setting register (eg, INTE0AD, INTE45, etc.) provided for each interrupt source. Interrupt levels to be set are from 1 to 6. Writing 0 or 7 as the interrupt priority disables the corresponding interrupt request. The priority of the non-maskable interrupt (\overline{NMI}) pin, watchdog timer, etc.) is fixed to 7. If interrupt requests with the same interrupt level are generated simultaneously, interrupts are accepted in accordance with the default priority (the smaller the vector value, the higher the priority).

The interrupt controller sends the interrupt request with the highest priority among the simultaneous interrupts and its vector address to the CPU. The CPU compares the priority value <IFF2 to 0> set in the Status Register by the interrupt request signal with the priority value sent; if the latter is higher, the interrupt is accepted. Then the CPU sets a value higher than the priority value by 1 in the CPU SR<IFF2 to 0>. Interrupt requests where the priority value equals or is higher than the set value are accepted simultaneously during the previous interrupt routine. When interrupt processing is completed (after execution of the RETI instruction), the CPU restores the priority value saved in the stack before the interrupt was generated to the CPU SR<IFF2 to 0>.

The interrupt controller also has four registers used to store the Micro DMA start vector. These are I/O registers; unlike other Micro DMA registers (DMAS, DMAD, DMAM, and DMAC). Writing the start vector of the interrupt source for the Micro DMA processing (see Table 3.4.(1)), enables the corresponding interrupt to be processed by Micro DMA processing. The values must be set in the Micro DMA parameter registers (eg, DMAS and DMAD) prior to the Micro DMA processing.




Figure 3.4 (2) Block Diagram of Interrupt Controller

(1) Interrupt priority setting register

(Prohibit read-modify-write)

Symbol	Address	7 : 6 : 5	4	3	2	1	0	
		INTAD			INT	ГО		←Interrupt source
INTE0AD	0070H	IADC IADM2 IADM1	: IADM0	IOC	10M2	I0M1	10M0	←bit Symbol
INVIEORE	007011	R/W W		R/W		W		←Read / Write
		0 0 0	. 0	0	0	0	0	←After reset
		INT5			INT	Γ4		
INTE45	0071H	I5C I5M2 I5M1	15M0	I4C	14M2	14M1	14IVI0	
INTE45	007111	R/W W		R/W		W		
		0 0 0	. 0	0	0	0	0	
		INT7			IN	Г6		
INTE67	0072H	I7C I7M2 I7M1	: I7M0	I6C	16M2	16M1	16M0	
INTEG	0072H	R/W W		R/W		W		
		0 0 0	0	0	0	0	0	
		INTT1 (Timer1)			INTT0 (T	imer0)		
INITETAO	007311	IT1C : IT1M2 : IT1M1	: IT1M0	IT0C	IT0M2	ITOM 1	IT0M0	
INTET10	0073H	R/W W	•	R/W		W	•	
		0 0 0	: 0	0	0	0	. 0	
		INTT3 (Timer3)			INTT2 (T	imer2)		
	007411	IT3C : IT3M2 : IT3M1	: IT3M0	IT2C	: IT2M2	IT2M1	: IT2M0	
INTET32	0074H	R/W W		R/W	<u> </u>	W		
		0 0 0	: 0	0	: 0 :	0	: 0	
		INTTR5 (TREG5)			INTTR4 (
		IT5C IT5M2 IT5M1	: IT5M0	IT4C	IT4M2		IT4M0	
INTET54	0075H	R/W W		R/W		W		
Ì		0 0 0	. 0	0	0	0	: 0	
		INTTR7 (TREG7)			INTTR6 (
l			IT7M0	IT6C	IT6M2		IT6M0	
INTET76	0076H	R/W W		R/W	:	W		
		0 0 0	. 0	0	0	0	0	
		INTTO5		INTT				
		ITO5C ITO5M2 ITO5M1	: ITO5M0	ITO4C	ITO4M2		ITO4M0	
INTEO54	0077H	R/W W		R/W	:	W		
		0 0 0	0	0	0	0	. 0	
		INTTX0		·	INTE			
		ITX0C : ITX0M2 : ITX0M1	: ITX0M0	IRX0C	: IRX0M2		IRX0M0	
INTES0	0078H	R/W W		R/W	:	W		
		0 0 0	. 0	0	0	0	0	
		INTTX1			INTE			
		ITX1C ITX1M2 ITX1M1	: ITX1M0	IRX1C	: IRX1M2		IRX1M0	
INTES1	0079H	R/W W		R/W		W		
		0 0 0	: 0	0	0		0	
		INT1			INT			
		I1C : I1M2 : I1M1	: I1M0	IS2C		IS2M1	: IS2M0	
INTE1S2	007AH	R/W W		R/W		W		
		0 0 0	. 0	0	0	0	0	
								1
		J		0.04 :: 3		=		
lxxIVI2	IxxM1	IxxIM0	Function					
0	0	0 Prohibits into	errupt requ t request le	iest. evel to "1'	" .			
Ó	1	│ │ │ Satcintarrun	t requirect la	wal ta "2"	,,			
0 1	1 0	1 Sets interrup 0 Sets interrup	t request le	evel to "3"				
į	0	1 Sets interrup	t request le	evel to "5	" ·			
1	1 1	0 Sets interrup 1 Sets interrup 0 Sets interrup 1 Prohibits inte	t request le	evel to "6"				
1		j i j Frombitsinte	upt requ	103t.			_	
IxxC		Function (Read)		Function	n (Write)			
0	Indica	tes no interrupt request.	Clear	s interrup	t request f	ag.		
1		tes interrupt request.			t care		1	
			1	5011			_	

Note 1: Read-modify-write is prohibited.

Note 2: Note about clearing interrupt request flag

The interrupt request flag of INTRX0, INTRX1 are not cleared by writing "00" to IXXC because of they are level interrupts. They can be cleared only by resetting or reading SCBUFn.

Note about clearing interrupt request flag

The interrupt request flag of INTRX0, INTRX1 are not cleared by writing "00" to IXXC because of they are level interrupt s.

They can be cleared only by resetting or reading SCBUFn.

(2) **External interrupt control**

Interrupt Input Mode Control Register

			11160	парстрас	WIOGC COI	TO OT IX	cgis			
IIMC		7	6	5	4	3		2	1	0
(007BH)	bit Symbol			_				IOIE	IOLE	NMIREE
	Read / Write								W	
Prohibit	After reset							0	0	0
read- modify- write	Function			(Note) Always write "0".				1: INT0 input enable	0: INT0 edge mode 1: INT0 level mode	1: Can be accepted in NMI rising edge.
the pin port fur Note2 : Case of Execut LD (Note1: The INTO input enable (Note1) □ INTO disable (P35 function only) □ Input enable Note1: The INTO pin can also be used for standby release as described later. Even if the pin is not used for standby release, setting this register to "0" maintains the port function during standby mode. Note2: Case of changing from level to edge for INTO pin mode (<iole> "1" → "0") Execution example: LD (INTEOAD), xxxx0000B; INTO disable, clean the request flag</iole>								dge enable request gene request gene ng edge nable (Note)	ration at
	IIMC) , xxxxx1	•	; Change from level to edge				Rising edge detect interrupt High level interrupt			παρτ
LD (INTE0AD), xxxx0n	nnB ; S	Set interrup	t level "n" for	INT0, clear		i High level interrupt			

Note3: IIMC < bit 7 to 3 > is always read as "1".

Note4: See Electrical characteristics in section 4 for external 4 for external interrupt input pulse.

the request flag

Setting of External Interrupt Pin Functions

Interrupt	Shared pin	N	Mode	Setting method					
NID 41	NMI	l	Falling edge	IIMC <nmiree> = 0</nmiree>					
NMI	(Dedicated pin)		Falling and rising edges	IIMC <nmiree> = 1</nmiree>					
INITO DOG		_ <i>_</i>	Rising edge	IIMC <i0le> = 0, <i0ie> = 1</i0ie></i0le>					
INT0	P35	ן ֻֻדַיי	Level	IIMC <i0le> = 1, <i0ie> = 1</i0ie></i0le>					
INT1	P40		Rising edge						
INT4	P42		Rising edge	T4MOD <cap12m1,0> = 0,0 or 0,1 or 1,1</cap12m1,0>					
11114	P42	7	Falling edge	T4MOD <cap12m1, 0=""> = 1, 0</cap12m1,>					
INT5	P43		Rising edge						
INT6	DAE	_ _	Rising edge	T5MOD < CAP34M1,0 > = 0,0 or 0,1 or 1,1					
סומוו	P45	<u> </u>	Falling edge	T5MOD <cap34m1, 0=""> = 1, 0</cap34m1,>					
INT7	P46		Rising edge						

(3)Micro DMA start vector

bit Symbol

Read / Write

After reset

Function

When the CPU reads the interrupt vector after accepting an interrupt, it simultaneously compares the interrupt vector with each channel's Micro DMA start vector (bits 2 to 6 of the interrupt vector). When the two match, the interrupt from the channel whose value matched is processed in Micro DMA mode.

If the interrupt vector matches more than one channel, the channel with the lower channel number has a higher priority.

Micro DMA0 Start Vector

DMA0V (007CH) **Prohibit** modifywrite

	7	6	5	4	3	2	1	0			
bit Symbol				DMA0V4	DMA0V3	DMA0V2	DMA0V1	DMA0V0			
Read / Write				W							
After reset				0	0	0	0	0			
Function	Micro DMA channel 0 processed by matching bits 2 to 6 of the interrupt vector.										

DMA1V (007DH) **Prohibit** readmodifywrite

		Micro DN	/IA1 Start \	√ector	Micro DMA1 Start Vector											
7	6	5	4	3	2	1	0									
			DMA1V4	DMA1V3	DMA1V2	DMA1V1	DMA1V0									
					W											
			0	0	0	0	0									
Micro DMA	channel 1 pr	rocessed by r	natching bit	s 2 to 6 of the	e interrupt v	ector.										

Micro DMA2 Start Vector

DMA2V (007EH) **Prohibit** readmodifywrite

	7	6	5	4	3	2	1	0		
bit Symbol				DMA2V4	DMA2V3	DMA2V2	DMA2V1	DMA2V0		
Read / Write					•	W				
After reset				0	0	0	0	0		
Function	Micro DMA channel 2 processed by matching bits 2 to 6 of the interrupt vector.									

DMA3V (007FH) **Prohibit** readmodifywrite

	7	6	5	4	3	2	1	0				
bit Symbol				DMA3V4	DMA3V3	DMA3V2	DMA3V1	DMA3V0				
Read / Write				W								
After reset				0	0	0	0	0				
Function	Micro DMA	Micro DMA channel 3 processed by matching bits 2 to 6 of the interrupt vector.										

Micro DMA3 Start Vector

(4) Notes

The instruction execution unit and the bus interface unit of this CPU operate independently of each other. Therefore, if the instruction used to clear an interrupt request flag of an interrupt is fetched before the interrupt is generated, it is possible that the CPU might execute the fetched instruction to clear the interrupt request flag while reading the interrupt vector after accepting the interrupt. If so, the CPU would read the default vector "FFFF28H" and start the interrupt processing from the address "FFFF28H".

To avoid this, make sure that the instruction used to clear the interrupt request flag comes after the DI instruction.

3.5 Functions of Ports

The TMP93CS44 has 62 bits for I/O ports. The TMP93CS45 has 44 bits for I/O ports because Port0, Port1, P30, and P31 are dedicated pins for AD0 to 7, AD8 to 15 (or A8 to 15), $\overline{\text{RD}}$, and $\overline{\text{WR}}$.

These port pins have I/O functions for the built-in CPU and internal I/Os as well as general-purpose I/O port functions. Table 3.5 (1) lists the function of each port pin. Table 3.5 (2) lists I/O registers and specification.

Table 3.5 (1) Functions of Ports

(PU = With programmable pull-up resistor)

		146		- and	LIONS OF POILS	\ pull-up resistor /
Port Name	Pin Name	Pin No.	Direction	R	Direction setting unit	Pin name for built-in function
Port0	P00 to P07	8	I/O	_	Bit	AD0 to AD7
Port1	P10 to P17	8	I/O	_	Bit	AD8 to AD15 / A8 to A15
Port2	P20 to P27	8	I/O	PU	Bit	A0 to A7 / A16 to A23
Port3	P30	1	Output	_	(fixed)	RD
	P31	1	Output	_	(fixed)	WR
	P32	1	I/O	PU	Bit	HWR / SCK
	P33	1	I/O	_	Bit	SO /SDA
	P34	1	I/O	_	Bit	SI / SCL
	P35	1	I/O	-	Bit	INT0
Port4	P40	1	I/O	_	Bit	TI0 / INT1
	P41	1	I/O	_	Bit	тоз
	P42	1	I/O	_	Bit	TI4/INT4
	P43	1	I/O	_	Bit	TI5 / INT5
	P44	1	I/O	_	Bit	TO4
	P45	1	I/O	_	Bit	TI6/INT6
	P46	1	I/O	_	Bit	TI7 / INT7
	P47	1	I/O	_	Bit	TO6
Port5	P50 to P52	3	Input	_	(fixed)	AN0 to AN2,
	P53	1	Input	_	(fixed)	AN3/ADTRG
	P54 to P57	4	Input	_	(fixed)	AN4 to AN7
Port6	P60	1	I/O	PU	Bit	TXD0
	P61	1	I/O	PU	Bit	RXD0
	P62	1	I/O	PU	Bit	SCLK0/CTS0
	P63	1	I/O	PU	Bit	TXD1
	P64	1	I/O	PU	Bit	RXD1
	P65	1	I/O	PU	Bit	SCLK1/CTS1
	P66	1	I/O	_	Bit	XT1
	P67	1	I/O	_	Bit	XT2
Port7	P70	1	I/O	_	Bit	WAIT / (High current output)
	P71 to P77	7	I/O	_	Bit	(High current output)

Table 3.5 (2) I/O registers and specification (1/2)

X : don't care

Port Name Specification I/O register Port 0 P00 to P07 Input port (note 1) x 0 Output port (note 1) x 1 AD0 to AD7) bus x x Port 1 P10 to P17 Input port (note m1) x 0 Output port (Note1) x 1 AD8 to AD15 bus (note 2) x 0 AD8 to AD15 output (note 2) x 1 Port 2 P20 to P27 Input port (without pull-up) 1 0	PnFC None 0 0 1 1 0 0
Port 0 P00 to P07 Input port (note 1) x 0 Output port (note 1) x 1 AD0 to AD7) bus x x Port 1 P10 to P17 Input port (note m1) x 0 Output port (Note1) x 1 AD8 to AD15 bus (note 2) x 0 AD8 to AD15 output (note 2) x 1	None 0 0 1 1 0
Output port (note 1)	0 0 1 1
AD0 to AD7) bus X X	0 0 1 1
Port 1 P10 to P17 Input port (note m1) × 0 Output port (Note1) × 1 AD8 to AD15 bus (note 2) × 0 AD8 to AD15 output (note 2) × 1	0 1 1 0
Output port (Note1) x 1 AD8 to AD15 bus (note 2) x 0 AD8 to AD15 output (note 2) x 1	0 1 1 0
AD8 to AD15 bus (note 2) × 0 AD8 to AD15 output (note 2) × 1	1 1 0
AD8 to AD15 output (note 2) x 1	1 0
	0
Port 2 P20 to P27 Input port (without pull up)	
Port 2 P20 to P27 Input port (without pull-up) 1 0	<u> </u>
Input port (with pull-up) 0 0	U
Output port × 1	0
A0 to A7 output (Note1) 1 0	1
A16 to A23 output 1 1	1
Port 3 P30 Output port (Note1) x	0
Outputs RD only when accessing external space 1 None	1
always outputs RD 0	1
P31 Output nort (Note1)	0
Outputs WR only when accessing external space x	1
P32 Input port SCK Input(without pull-up) 0 0	0
Input port SCK Input(with pull-up) 1 0	0
Output port x 1	0
$\overline{\text{HWR Output }} (< P32M > = 0) \times 1$	1
SCK Output (<p32m> = 1) x 1</p32m>	1
P33 Input port x 0	0
Output port × 1	0
SDA/SO Input x 1	1
P34 Input port x 0	0
SCL/SI Input × 0	×
Output port × 1	0
SCL I/O x 1	1
P35 Input port/INT0 Input (note 3) × 0	None
Output port x 1	None
Port 4 P40 Input port/TI0/INT × 0	None
Output port × 1	None
P41 Input port × 0	0
Output port x 1	0
TO3 Output x 1	1
P42 Input port / T14 / INT4 Input x 0	
Output port x 1	
P43 Input port / T15 / INT5 Input × 0	None
Output port x 1	

Note 1: In the TMP93CS45, these functions are not available.

Note 2: In the TMP93CS45, these functions are fixed depending on the value of the AM8/16 pin.

Note 3: Using P35 pin as INTO, IIMC register has to be set enable interrupt.

Port	Name	Specification	I,	O registe	r	
			Pn	PnCR	PnFC	
Port 4	P44	Input port	×	0	0	
		Output port	×	1	0	
		TO4 Output	×	1	1	
	P45	Input port / T16 / INT6 Input	×	0		
		Output port	×	1	None	
	P46	Input port / T17 / INT7 Input	×	0	None	
		Output port	×	1		
	P47	Input port	×	0	0	
		Output port	×	1	0	
		TO6 Output	×	1	1	
Port 5	P50 to P57	Input port	×	Nia		
		ANO to AN7 Input (note 4)	×	INO	ne	
Port 6	P60	Input port (without Pull-up)	×	0	0	
		Input port (with Pull-up)	×	0	0	
		Output port	0	1	0	
		TxD0 Output	1	1	1	
	P61	Input port / RxD0 Input (without Pull-up)	0			
		Input port / RxD0 Input (with Pull-up)	1	0	None	
		Output port	×	1		
	P62	Input port / SCLK0 / CTS0 Input (without Pull-up)	0	0	0	
		Input port / SCLK0 / CTSO Input (with Pull-up)	1	0	0	
		Output port	×	1	0	
		SCLK0 Output	×	1	1	
	P63	Input port (without Pull-up)	0	0	0	
		Input port (with Pull-up)	1	0	0	
		Output port	×	1	0	
		TxD1 Output (note 3)	×	1	1	
	P64	Input port / RxD1 input (without Pull-up)	0	0		
		Input port / RxD1 input (with Pull-up)	1	0	None	
		Output port	×	1		
	P65	Input port / SCLK1 / CTS1 Input (without Pull-up)	0	0	0	
		Input port / SCLK1 / CTS1 Input (with Pull-up)	1	0	0	
		Output port	×	1	0	
		SCLK1 Output	×	1	1	
	P66, p67	Input port	×	0		
		Output port (note 5)	×	1	None	
		XT1/2 (note 6)	×	0		
Port 7	P70	Input port / WAIT Input	×	0		
		Output port	×	1	None	
	P71 to P77	Input port	×	0		
		Output port	×	1		

Note 4: Using P50 to P57 pins as input channels for the A/D converter, the channels are selected by

ADMOD1 < ADCH2 to 0 >.

Note 5: Using P66 and P67 pins as the output ports, output is through the open-drain buffer.

Note 6: Using P66 and P67 pins as the XT1 to XT2, oscillation is enabled by the SYSCR0 register.

Resetting makes the port pins listed below function as general-purpose I/O ports.

I/O pins programmable for input or output are set to input ports except P66/XT1, P67/XT2.

To set port pins for built-in functions, a program is required.

Since the TMP93CS45 needs external ROMs, some ports are permanently assigned for memory-interface.


- P00 to P07 \rightarrow AD0 to AD7 P30 $\rightarrow \overline{\text{RD}}$
- P10 to P17 \rightarrow AD8 to AD15 (or A8 to A15) P31 $\rightarrow \overline{WR}$

3.5.1 Port 0 (P00 to P07)

Port 0 is an 8-bit general-purpose I/O port. I/O can be set on a bit basis using the control register POCR. Resetting sets all bits of POCR to 0 and sets Port 0 to input mode. Figure 3.5 (3) shows the registers for Port 0.

In addition to functioning as a general-purpose I/O port, Port 0 also shares functions as an address data bus (AD0 to 7). To access external memory, Port 0 functions as an address data bus (AD0 to 7) and all bits of the control register P0CR are set to 0.

With the TMP93CS45, which needs external ROMs, Port 0 always functions as an address data bus (AD0 to 7) regardless of the value set in control register P0CR.



3.5.2 Port 1 (P10 to P17)

Port 1 is an 8-bit general-purpose I/O port. I/O can be set on a bit basis using control register P1CR and function register P1FC. Resetting sets all bits of output latch P1, control register P1CR, and function register P1FC to 0 and sets Port 1 to input mode.

Figure 3.5 (3) shows the registers for Port 1.

In addition to functioning as a general-purpose I/O port, Port 1 also shares functions as an address data bus (AD8 to 15) or an address bus (A8 to 15).

With the TMP93CS45, which needs external ROMs, Port 1 always functions as an address data bus (AD8 to 15) (the case of AM8 / $\overline{16}$ = "0"), as an address bus (A8 to 15) (the case of AM8 / $\overline{16}$ = "1") regardless of the value set in control register P1CR.




Figure 3.5 (2) Port 1

P0		7	6	5	4	3	2	1	0		
(0000Н)	bit Symbol	P07	P06	P05	P04	P03	P02	P01	P00		
	Read / Write			-	R/\	N					
	After reset	Input mode (Output latch register becomes undefined.)									
				Port 0 C	ontrol Reg	jister					
0CR		7	6	5	4	3	2	1	0		
0002H)	bit Symbol	P07C	P06C	P05C	P04C	P03C	P02C	P01C	P00C		
ohibit ead-	Read / Write	W									
odify-	After reset	0	0	0	0	0	0	0	0		
rite	Function	0:	IN 1:OUT (A	t external ac	cess, Port 0 b	ecomes AD	7 to 0 and P0	POCR is set to 0.) Port 0 I/O setting 0 Input 1 Output P11 7.)	.)		
	Ĺ						P/	ort 0 I/O settir	20		
									<u>'9</u>		
				_							
			: _ :		t 1 Registe		<u> </u>	:			
I 001H)		7	6	5	4	3	2		0		
00111)	bit Symbol	P17	P16	P15	P14	P13	P12	P11	P10		
	Read / Write	R/W									
	After reset	Input mode (Output latch register is set to "0".)									
				Port 1 C	ontrol Reg	jister					
1CR		7	6	5	4	3	2	1	0		
004H) ohibit	bit Symbol	P17C	P16C	P15C	P14C	P13C	P12C	P11C	P10C		
ad-	Read / Write				W	/		_	_		
	After reset	0	0	0	0	0	0	0	0		
	Arterreset				Can D1FC	below.>>	>	1 P01C 0 CR is set to 0.) rt 0 I/O settin Output 1 P11 1 P11C 0 1 P11F			
	Function				< See Pirc						
					ınction Re						
rite		7	6				2	1	0		
rite FC 005H)		7 P17F	6 P16F	Port 1 Fu	ınction Re	gister		:			
rite IFC 005H) ohibit	Function			Port 1 Fu	ınction Re	gister 3 P13F	2	:			
rite IFC 1005H) Tohibit tead- todify-	Function bit Symbol			Port 1 Fu	unction Re 4 P14F	gister 3 P13F	2	P11F			
rite IFC 005H) ohibit ead- odify-	bit Symbol Read / Write	P17F	P16F 0	Port 1 Fu 5 P15F	unction Red 4 P14F W	gister 3 P13F /	2 P12F	P11F 0	P10F		
rite IFC 1005H) Tohibit tead- todify-	bit Symbol Read / Write After reset	P17F	P16F 0	Port 1 Fu 5 P15F 0 /P1CR = 00 : I	P14F W 0	gister 3 P13F 0 10: AD15	2 P12F 0 to 8, 11 : A15	P11F 0	P10F		
rite IFC 1005H) Tohibit tead- todify-	bit Symbol Read / Write After reset	P17F	P16F 0	Port 1 Fu 5 P15F 0 /P1CR = 00 : I	P14F O IN, 01 : OUT,	gister 3 P13F / 0 10: AD15	2 P12F 0 to 8, 11 : A15	P11F 0	P10F		
rrite 1FC 1005H) rohibit ead- nodify-	bit Symbol Read / Write After reset	P17F	P16F 0	Port 1 Fu 5 P15F 0 /P1CR = 00 : I	P14F O IN, 01 : OUT, Port 1 func	gister 3 P13F 0 10: AD151 ction setting	2 P12F 0 to 8, 11 : A15	P11F 0	P10F		
nodify- rrite 1FC 1005H) rohibit ead- nodify- rrite	bit Symbol Read / Write After reset	P17F	P16F 0	Port 1 Fu 5 P15F 0 /P1CR = 00 : I	P14F O IN, 01 : OUT, Port 1 func P1FC P1CR < P1	gister 3 P13F 0 10: AD151 ction setting	2 P12F 0 to 8, 11 : A15	P11F 0 i to 8 Addres	P10F 0		

Port 0 Register

Figure 3.5 (3) Registers for Ports 0 and 1

3.5.3 Port 2 (P20 to P27)

Port 2 is an 8-bit general-purpose I/O port. I/O can be set on bit basis using the control register P2CR and function register P2FC. All bits of the output latch P2 is set to "1" by reset, and all bits of P2CR and P2FC are cleared to "0". Port 2 becomes the input mode with the pull-up resistor.

In addition to functioning as a general-purpose I/O port, Port 2 also shares functions as an address data bus (A0 to 7) and an address bus (A16 to 23). Using Port 2 as address bus (A0 to 7 or A16 to 23), write "0" to output latches and be off the programmable pull-up resistor.




Figure 3.5 (4) Port 2

Port 2 Register

P2 (0006H)

	7	6	5	4	3	2	1	0	
bit Symbol	P27	P26	P25	P24	P23	P22	P21	P20	
Read / Write	R/W								
After reset	Input mode (Output latch register is set to "1".)								

Note 1: When port 2 is used in the input mode, P2 register controls the built-in pull-up resistor. Readmodify-write is prohibited in the input mode or the I/O mode.

Setting the built-in pull-up resistor may be depended on the states of the input pin.

Port 2 Control Register

P2CR (0008H) Prohibit readmodifywrite

	7	6	5	4	3	2	1	0
bit Symbol	P27C	P26C	P25C	P24C	P23C	P22C	P21C	P20C
Read / Write	W							
After reset	0	0	0	0	0	0	0	0
Function	< <see below.="" p2fc="">></see>							

Port 2 Function Register

P2FC (0009H) Prohibit readmodifywrite

		ь	5	4	3	2	1	0
bit Symbol	P27F	P26F	P25F	P24F	P23F	P22F	P21F	P20F
Read / Write	W							
After reset	0	0	0	0	0	0	0	0
Function	P2FC / P2CR = 00 : IN, 01 : OUT, 10 : A7 to 0, 11 : A23 to 16							

Port 2 function setting

P2FC <p2xf> P2CR<p2xc></p2xc></p2xf>	0	1
0	Input port	Address bus (A7 to 0)
1	Output port	Address bus (A23 to 16)

Note 2: <P2XF> is bit X in register P2FC; <P2XC>; in register P2CR. To set as an address bus A23 to 16, set P2FC after setting P2CR.

Figure 3.5 (5) Registers for Port 2

3.5.4 Port 3 (P30 to P35)

Port 3 is an 6-bit general-purpose I/O port.

I/O can be set on a bit basis, but note that P30 and P31 are used for output only. I/O is set using control register P3CR and function register P3FC. Resetting sets all bits of output latch P3 to 1. All bits of control register P3CR (bits 0 and 1 are unused), and function register P3FC are set to 0. Resetting also outputs 1 from P30 and P31.

In addition to functioning as a general-purpose I/O port, Port 3 also shares functions as an I/O for the CPU's control / status signal and serial bus interface.


With the TMP93CS44, when P30 pin is defined as \overline{RD} signal output mode (<P30F> = 1), setting the output latch register <P30> to 0 outputs the \overline{RD} strobe (used for the pseudo static RAM) from the P30 pin even when the internal address area is accessed.

If the output latch register <P30> remains 1, the \overline{RD} strobe signal is output only when the external address area is accessed.

When P33 and P34 are used as the serial bus interface I/O pins in I^2C bus mode (P3FC < P34F, P33F > = "11"), set open drain outputs (ODE < ODE34, 33 > = "11").

With the TMP93CS45, which needs external ROMs, P30 outputs the $\overline{\text{RD}}$ signal; P31, the $\overline{\text{WR}}$ signal, regardless of the values set in function registers < P30F> and < P31F>. The $\overline{\text{RD}}$ signal is output not only when the external address area is accessed at < P30>="1" but also the internal address area is accessed at < P30>="0".

(1) P30 (RD), P31 (WR) Reset For TMP93CS45 Function control (on bit basis) pus data P3FC write **√**S Selector Interna P30(RD) Output latch P31(WR) В **Output buffer** P3 write RD, WR



(3) P33 (SDA / SO), P34 (SCL / SI)




Figure 3.5 (7) Port3 (P33, P34)

(4) P35 (INTO)

Port 35 is a general-purpose I/O port, and also used as an INTO pin for external interrupt request input.




Figure 3.5 (8) Port 35




Figure 3.5 (8) Registers for Port 3

3.5.5 Port 4 (P40 to P47)

Port 4 is a 8-bit general-purpose I/O port. I/O can be set on bit basis. Resetting sets Port 4 to the input port. In addition to functioning as a general-purpose I/O port, Port 4 also shares functions as an input for 8-bit timer 0 clock, 16-bit timer 4 and 5 clocks, an output for 8-bit timer F/F 3, 16-bit timer F/F4 and 6 output. Writing 1 in the corresponding bit of the Port 4 function register (P4FC) enables output of the timer.

(1) P40, P41




Figure 3.5 (9) Port 4 (P40, P41)

(2) P42 to P47




Figure 3.5 (10) Port 4 (P42 to P47)

(0010H)

Prohibit

readmodify-

write

Port 4 I/O setting

Input Output

0

Port 4 Register 5 7 6 3 2 1 0 Ρ4 (000CH) bit Symbol P41 P47 P46 P45 P44 P43 462 P40 Read / Write R/W After reset Input mode 1 1 1 1 1 1 1 Port 4 Control Register 7 6 5 4 3 2 1 0 P4CR (000EH) bit Symbol P47C P41C P40C P46C P45C P44C P43C P42C Prohibit Read / Write W readmodify-After reset 0 0 0 0 0 0 0 0 write


0 : IN

1: OUT

Port 4 Function Register 7 6 5 4 P4FC

Function

2 3 1 0 bit Symbol P47F P44F P41F Read / Write W W W After reset 0 0 0 **Function** 0: PORT 0: PORT 0: PORT 1 : TO6 1: TO4 1: TO3



P40/TI0, P42/TI4, P43/TI5, P45/TI6, P46/TI7 pin does not have a register changing PORT/FUNCTION.

For example, when it is used as an input port, the input signal for port is inputted to 8/16 bit Timer as a timer input.

Figure 3.5 (11) Register for Port 4

3.5.6 Port 5 (P50 to P57)

Port 5 is an 8-bit input port, also used as an analog input pin for the internal A/D Converter. Additionally, P53 is also used as an analog conversion external trigger input pin (\overline{ADTRG}).




Figure 3.5 (12) Port 5

7 6 5 4 Р5 (000DH) bit Symbol P57 P56 P55 P54

3 2 0 1 P53 P52 P51 P50 Read / Write R After reset Input mode

Port 5 Register

Note) The input channel selection of A/D Converter is set by A/D Converter mode register ADMOD1.

Figure 3.5 (13) Registers for Port 5

3.5.7 Port 6 (P60 to P67)

Port 60 to 65 is a 6-bit general-purpose I/O port. I/Os can be set on a bit basis.

Resetting sets P60 to 65 to an input port and connects a pull-up resistor.

It also sets all bits of the output latch register to 1.

In addition to functioning as a general-purpose I/O port, P60 to 65 can also share function as an I/O for serial channels 0 and 1. Writing "1" in the corresponding bit of the Port 6 function register (P6FC) enables this function.

Resetting sets the function register value to '0' and sets all bits to input ports.

Port 66, 67 is a 2-bit general-purpose I/O port. I/Os can be set on a bit basis.

The output buffer for P66, 67 is an open drain type buffer.

Resetting outputs high-impedance (Hi-Z) because output latch and control register are set to "1".

In addition to functioning as a general-purpose I/O port, P66, 67 can also function as a low-frequency oscillator connecting pin (XT1, XT2) for dual clock mode. The dual clock function can be set by programming system clock control registers SYSCR0, 1.

(1) Port 60 (TXD0), 63 (TXD1)

Ports 60 and 63 also function as serial channel TXD output pins in addition to I/O ports.

They have a programmable open drain function.




Figure 3.5 (14) Ports 60 and 63

(2) Port 61 (RXD0), 64 (RXD1)

Port 61 and 64 are I/O ports, and also used as RXD input pins for serial channels.




Figure 3.5 (15) Ports 61 and 64

(3) Port 62 (CTS0 / SCLK0), 65 (CTS1 / SCLK1)

Port 62, 65 is an I/O port, and also used as a $\overline{\text{CTS}}$ input pin and as a SCLK I/O pin for serial channels.




Figure 3.5 (16) Port 62, 65

(4) Port 66 (XT1), 67 (XT2)

Port 66, 67 is general purpose I/O ports. It is also used as a low-frequency oscillator connecting pin.




Figure 3.5 (17) Port 66 to 67

5 7 6 3 2 1 0 Р6 (0012H)bit Symbol P67 P66 P65 P64 P63 P62 P61 P60 Read / Write R/W After reset Output mode Input mode When port P6 is used in the input mode, P6 register controls the built-in pull-up resistor. Read-Note 1: modify-write is prohibited in the input mode or the I/O mode. Setting the built-in pull-up resistor may be depended on the states of the input pin. **Port 6 Control Register** 7 6 2 1 0 5 4 3 P6CR (0014H)P67C bit Symbol P66C P65C P64C P63C P62C P61C P60C Prohibit Read / Write W readmodify-After reset 1 0 0 0 0 0 0 write Function 0: IN 1: OUT Port 6 I/O setting Note) Port 66, 67's output buffer is an open drain output type. Input Output Port 6 Function Register 7 6 5 3 2 1 0 P6FC (0016H)bit Symbol P65F P63F P62F P60F Prohibit Read / Write W W W readmodify-After reset 0 0 0 0 write **Function** 0: PORT 0: PORT 0: PORT 0: PORT 1: SCLK1 1: TxD1 1: SCLK0 1: TxD0 P60 TxD0 output setting (Note) P6FC < P60F > P6CR < P60C> To set the TxD pin to open drain, write "1" in Note 2: bit 0 (for TxD0 pin) or bit 1 (for TxD1 pin) of P62 SCLK0 output setting the ODE register. P6FC < P62F > 1 P61 / RXD0, P64 / RXD1 pins do not have a register changing PORT / FUNCTION. P6CR < P62C > When using as input ports, the serial receive data is input to SIO. P63 TxD1 output setting (Note) Note 3: Notes on using low-frequency oscillation P6FC < P63F > 1 circuit. To connect a low frequency resonator to port 66, 67, it is necessary to set the P6CR < P63C > following procedures to reduce the P65 SCLK1 output setting consumption power supply. P6FC < P65F > 1 (connecting to a resonator) Set P6CR < P66C, P67C > = "11", P6 < P66, P67 > = "00" P6CR < P65C > 1 (connecting to an oscillator) Set P6CR<P66C, P67C> = "11", P6<P66, P67> = "10"

Port 6 Register


Figure 3.5 (18) Register for Port 6

3.5.8 Port 7 (P70 to P77)

Port 7 is an 8-bit general-purpose I/O port. I/O can be set on a bit basis. Port 7 can output large current and drive LED directly. In addition to I/O port, Port 70 also shares functions as WAIT input pin. Resetting sets the function register P7CR to 0, and all bits to input ports. Port 7 as an input port. It also sets all bits of the output latch register P7 to 1.

(1) $P70 (\overline{WAIT})$

Port 70 is a general-purpose I/O port, and also used as an WAIT pin for external wait input.



(2) P71 to P77




Figure 3.5 (19) Port 7

P7 (0013H)

P7CR (0015H)

Prohibit read-modifywrite.

1 Output

			Por	t 7 Registe	r					
	7	6	5	4	3	2	1	0		
bit Symbol	P77	P76	P75	P74	P73	P72	P71	P70		
Read / Write		•	•	R/	W		•	•		
After reset		Input mode								
Ī	1	1	1	1	1	1	1	1		
			Port 7 C	ontrol Reg	gister					
	7	6	5	4	3	2	1	0		
bit Symbol	P77C	P76C	P75C	P74C	P73C	P72C	P71C	P70C		
Read / Write		•	•	V	v		•			
After reset	0	0	0	0	0	0	0	0		
Function			0:1	N	1:	OUT				
Ĺ										
					<u></u>	<u> → Pc</u>	rt 7 I/O setti	ng		
							0 Input			
						H				

Note: P70/WAIT pin does not have a register changing PORT/FUNCTION.
For example, when it is used as and input port, the input signal is inputted as WAIT input.
When it is used as WAIT input pin, bit < BmWn > of Bus Width WAIT control register must be specified.

Figure 3.5 (20) Registers for Port 7

3.6 Bus Width / Wait Controller, AM8 / 16 pin

TMP93CS44 / S45 have a built-in controller used to control wait (WAIT pin) and data bus size (8 or 16 bits) for any of the three block address areas.

And AM8 / $\overline{16}$ pin selects external data bus width for TMP93CS45.

3.6.1 AM8 / 16 pin

(1) TMP93CS44

Set this pin to "H". After reset, the CPU accesses the internal ROM with 16 bit bus width. The bus width when the CPU accesses an external area is set by Chip Select / Wait Control Register (described at 3.6.2) and the registers of Port 1. (The value "1" of this pin is ignored and the value set by register is active)

(2) TMP93CS45

① With fixed external 16-bit data bus and external 16-bit data bus or 8-bit data bus is selectable

Set this pin to "L". Port1, AD8 to 15 and A8 to 15 pins are fixed to AD8 to 15 functions. The values set in Port 1 control register and Port 1 function register are invalid.

The external data bus width is set by the chip select / wait control register which is described in section 3.6.2.

It is necessary to set the program memory to be accessed to 16-bit data bus after reset.

2 With fixed external 8-bit data bus

Set this pin to "H". Port1, AD8 to 15 and A8 to 15 pins are fixed to A8 to 15 functions. The values set in Port 1control register and Port 1 function register are invalid.

The values of bit 4: <B0BUS>, <B1BUS>, and <B2BUS>, in the chip select / wait control register described in section 3.6.2 are invalid. The external 8-bit data bus is fixed.

3.6.2 Address / Data bus pins

Port 0/AD0 to 7, Port 1/AD8 to 15 and Port 2/AD16 to 23/A0 to 7 function as address / data bus for connecting the external memories and so on.

		1	2	3	4	
Prod	ucts	TMP93CS4	45F (note4)	TMP93CS44F (note2), (note3)		
Number of address bus pins		max24 (to 16MB)	max24 (to 16MB)	max16 _(to 64KB)	max8 _(to 256B)	
Number of data bus pins		8	16 8		16	
Number of multiplexed pins		8	16	0	0	
Mode	EA	V	IL	V _{IH}		
pins	AM8/16	V _{IH}	V _{IL}	V	ІН	
_	Port 0	AD0 to 7	AD0 to 7	AD0 to 7	AD0 to 7	
Port function	Port 1	A8 to 15	AD8 to 15	A8 to 15	AD8 to 15	
	Port 2	A16 to 23	A16 to 23	A0 to 7	A0 to 7	
Timing chart		A23 to 8	A23 to 16	A15 to 0	A7 to 0	

Note 1: In case of ③ and ④, the data bus signals output the addresses since the signals are also used as the address bus. Writing "0" to bit CKOCR < ALEEN >, ALE signal can be stopped outputting.

Note 2 : After reset operation, Port 0, Port 1 and Port 2 of TMP93CS44F function as Input ports.

Note 3 : In case of TMP93CS44F, All ① to ④ can be available using P1CR, P1FC, P2CR and P2FC registers

Note 4: In case of TMP93CS45F, Case ③ and ④ cannot be available.

3.6.3 Bus Width / Wait Control Registers

Table 3.6.(1) shows control registers.

One block address areas are controlled by 1-byte Bus-width / WAIT control registers (WAITC0, WAITC1, WAITC2).

(1) Data bus size select

Bit 4 (<B0BUS>, <B1BUS>, <B2BUS>) of the control register is used to specify data bus size. Setting this bit to 0 accesses the memory in 16-bit data bus mode; setting it to 1 accesses the memory in 8-bit data bus mode.

Changing data bus size depending on the access address is called dynamic bus sizing. Table 3.6 (1) shows the details of the bus operation.

This bit is changed by the state of AM8 / $\overline{16}$ pin.

(2) Wait control

Control register bits 3 and 2 (<B0W1,0>, <B1W1,0>, <B2W1,0>) are used to specify the number of waits.

These bits execute the following operation by setting.

- "00" A 2-state wait is inserted regardless of the WAIT pin status.
- "01" A 1-state wait is inserted regardless of the WAIT pin status.
- "10" A 1-state wait is inserted and the WAIT pin starus is sampled. If the pin is low, inserting the wait maintains the bus cycle until the pin goes high.
- "11" The bus cycle is completed without a wait (0 WAIT) regardless of the WAIT pin status.

(3) Address area specification

Control register bits 1 and 0 (<B0C1,0>, <B1C1,0>, <B2C1,0>) are used to specify the target address area. Setting these bits to 00 enables settings (Wait state, Bus size, etc.) as follows:

- * WAITC0 setting enabled when 7F00H to 7FFFH is accessed.
- * WAITC1 setting enabled when 880H to 7FFFH is accessed.
- * WAITC2 setting enabled when 8000H to 3FFFFFH is accessed.

Setting bits to 01 enables setting for each block when 400000H to 7FFFFFH is accessed. Setting bits to 10 enables them 800000H to BFFFFFH is accessed. Setting bits to 11 enables them when C00000H to FFFFFFH is accessed.

		7	6	5	4	3 2	1 0		
WAITC0 (0068H)	bit Symbol				BOBUS	B0W1 : B0W0) : B0C1 : B0C0		
	Read/Write					W			
Prohibit	After reset				0	0 : 0	: 0 : 0		
read-	Function				0:16bit	00: 2WAIT	00: 7F00H to 7FFFH		
modify-					Bus	01: 1WAIT	01: From 400000H		
write.					1:8bit	10: 1WAIT + n	10: From 800000H		
wille.	ł				Bus	11: 0WAIT	11: From C00000H		
WAITC1	bit Symbol				B1BUS	B1W1 : B1W0	B1C1 B1C0		
(0069H)	Read/Write			W					
. ,	After reset				0	0 0	0 0		
Prohibit read-	Function				0:16bit	00: 2WAIT	00: 880H to 7FFFH		
modify-					Bus	01: 1WAIT	01: From 400000H		
write.					1:8bit	10: 1WAIT + n	10: From 800000H		
wire.	l				Bus	11: 0WAIT	11: From C00000H		
WAITC2	bit Symbol				B2BUS	B2W1 : B2W0) : B2C1 : B2C0		
	Read/Write				W				
(006AH)	After reset				0	0 : 0	: 1 : 1		
Prohibit	Function				0:16bit	00: 2WAIT	00: From 8000H		
read-					Bus	01: 1WAIT	01: From 400000H		
modify- write.					1:8bit	10: 1WAIT + n	10: From 800000H		
wille.					Bus	11: 0WAIT	11: From C00000H		

Table 3.6 (1) Bus-width/wait control register

Table 3.6 (1) Dynamic bus sizing

Operand data	Operand start	Memory data	CPU address	CPU	data
size	address	size	Cro address	D15 to D8	D7 to D0
8 bits	2n + 0	8 bits	2n + 0	XXXXX	b7 to b0
	(even number)	16 bits	2n + 0	xxxxx	b7 to b0
	2n + 1	8 bits	2n + 1	xxxxx	b7 to b0
	(odd number)	16 bits	2n + 1	b7 to b0	xxxxx
16 bits	2n + 0	8 bits	2n + 0	xxxxx	b7 to b0
	(even number)		2n + 1	xxxxx	b15 to b8
		16 bits	2n + 0	b15 to b8	b7 to b0
	2n + 1	8 bits	2n + 1	xxxxx	b7 to b0
	(odd number)		2n + 2	xxxxx	b15 to b8
		16 bits	2n + 1	b7 to b0	xxxxx
			2n + 2	xxxxx	b15 to b8
32 bits	2n + 0	8 bits	2n + 0	xxxxx	b7 to b0
	(even number)		2n + 1	xxxxx	b15 to b8
			2n + 2	xxxxx	b23 to b16
			2n + 3	xxxxx	b31 to b24
		16 bits	2n + 0	b15 to b8	b7 to b0
			2n + 2	b31 to b24	b23 to b16
	2n + 1	8 bits	2n + 1	xxxxx	b7 to b0
	(odd number)		2n + 2	xxxxx	b15 to b8
			2n + 3	xxxxx	b23 to b16
			2n + 4	xxxxx	b31 to b24
		16 bits	2n + 1	b7 to b0	xxxxx
			2n + 2	b23 to b16	b15 to b8
			2n + 4	xxxxx	b31 to b24

xxxxx : During a read, data input to the bus is ignored. At write, the bus is at high impedance and the write strobe signal remains non-active.


3.6.4 Bus-width / Wait controll

An image of the actual Bus-width / Wait control is shown below. Out of the whole memory area, address areas that can be specified are divided into four parts. Addresses from 000000H to 3FFFFFH are divided differently: 7F00H to 7FFFH is specified for WAITCO; 880H to 7FFFH, for WAITC1; and 8000H to 3FFFFFH, for WAITC2. The reason is that a device other than ROM (ie, RAM or I/O) might be connected externally.

7F00 to 7FFFH (256 bytes) for WAITC0 are mapped mainly for possible expansions to external I/O.

880H to 7FFFH (approx. 31K bytes) for WAITC1 are mapped there mainly for possible extensions to external RAM.

8000H to 3FFFFH (approx. 4M bytes) for WAITC2 are mapped mainly for possible extensions to external ROM. With the TMP93CS45, which does not have a built-in ROM, the program is externally read at address FF0000H in this setting (16-bit bus, 2-wait). With the TMP93CS44 which has a built-in ROM, addresses from FF0000H to FFFFFFH are used as the internal ROM area; WAITC2 is disabled in this area. After reset, the CPU reads the program from the built-in ROM in 16-bit bus, 0 wait mode.



Note 1: Access priority is highest for built-in I/O, then built-in memory, and lowest for the chip select/wait controller.

Note 2: External areas other than WAITC0 to 2 are accessed in 0 wait mode. In the TMP93CS45, when the AM8/16 pin is set to "L", the data bus width is fixed to 16-bit. When the AM8/16 pin is set to "H", it is fixed to 8-bit. In the TMP93CS44, the data bus width is always fixed to 16-bit.

When using the chip select/wait controller, do not specify the same address area more than once. (However, when addresses 7F00H to 7FFFH for WAITC0 and 880H to 7FFFH for WAITC1 are specified, in other words, specifications overlap, only the WAITC0 setting is active.)

3.6.5 Example of Usage

(1) Example of Usage -1

Figure 3.6 (2) is an example in which an external memory is connected to the TMP93CS45. In this example, a ROM is connected using 16 bit Bus; a RAM is connected using 8 bit Bus.




Figure 3.6 (2) Example of external Memory Connection (ROM = 16 bits, RAM & I/O = 8 bits)

```
WAITCO
         EQU
                     68H
WAITC1
         EQU
                     69H
WAITC2
         EQU
                     6AH
LD
         (WAITCO), XXX10000B
                                 ; WAITC0 = 8 bit, 2WAIT, 7F00H to 7FFFH
LD
         (WAITC1), XXX11100B
                                 ; WAITC1 = 8 bit, 0WAIT, 880H to 7EFFH
LD
         (WAITC2), XXX00111B
                                 ; WAITC2 = 16 bit, 1WAIT, C00000H to FFFFFFH
```

(Note) X: Don't care

(2) Example of Usage-2

Figure 3.6 (3) is an example in which an external memory is connected to the TMP93CS45. In this example, a ROM, RAM, and I/O are connected using 8 bit bus.




Figure 3.6 (3) Example of External Memory Connection (ROM & RAM & I/O = 8 bit)

```
WAITCO
         EQU
                     68H
WAITC1
         EQU
                     69H
WAITC2
         EQU
                     6AH
LD
         (WAITCO), XXX10000B
                                 ; WAITC0 = 8 bit, 2WAIT, 7F00H to 7FFFH
LD
         (WAITC1), XXX11100B
                                  ; WAITC1 = 8 bit, 0WAIT, 880H to 7EFFH
                                 ; WAITC2 = 8 bit, 1WAIT, C00000H to FFFFFFH
LD
         (WAITC2), XXX10111B
```

(Note) X : Don't care

(3) Example of Usage-3

Figure 3.6.(4) is an example in which an external memory is connected to the TMP93CS44. In this example, ROM 128K byte is connected using 16 bit bus, and RAM 256K byte using 16 bit bus.




Figure 3.6 (4) Example of External Memory Connection (ROM & RAM = 16 bits)

The TMP93CS44 has built-in ROM and RAM. When ROM and RAM have insufficient capacity, it is possible to connect an external memory as the example of the external memory connection. In this example, the memory configuration is as follows.

Memory		Memory size	Address	Data bus	
ROM	Internal	64K Byte	FF0000H to FFFFFFH	16 bit	
	External	128K Byte	400000H to 41FFFFH	16 bit	
SRAM	Internal	2K Byte	000080H to 00087FH	16 bit	
	External	256K Byte	800000H to 83FFFFH	16 bit	

3.7 8-bit Timers

TMP93CS44 / S45 contains four 8-bit timers (timers 0, 1, 2, 3), each of which can be operated independently. The cascade connection allows these timers to be used as 16-bit timer. The following four operating modes are provided for the 8-bit timers.

- 8-bit interval timer mode (4 timers)
- 16-bit interval timer mode (2 timer)
- 8-bit programmable square wave pulse generation (PPG: variable duty with variable cycle) output mode (1 timer)
- 8-bit pulse width modulation (PWM: variable duty with constant cycle) output mode (1 timer)

Figure 3.7 (1) shows the block diagram of 8-bit timer (timer 0, 1), and Figure 3.7 (2) shows the block diagram of 8-bit timer (timer 2, 3).

Each interval timer consists of an 8-bit up-counter, 8-bit comparator, and 8-bit timer register. Besides, timer flip-flops (TFF1, TFF3), are provided for pair of timer 0/1 and 2/3.

Among the input clock sources for the interval timers, the internal clocks of ϕ T1, ϕ T4, ϕ T16, and ϕ T256 are obtained from the 9-bit prescaler shown in Figure 3.7 (3).

The operation modes and timer flip-flops of the 8-bit timer are controlled by five control registers T10MOD, T32MOD, TFFCR, TRUN and TRDC.




Figure 3.7 (1) Block Diagram of 8-bit Timers (Timers 0 and 1)




Figure 3.7 (2) Block Diagram of 8-bit Timers (Timers 2 and 3)

① Prescaler

There are 9-bit prescaler and prescaler clock selection registers to generate input clock for 8-bit Timer 0, 1, 2, 3, 16-bit Timer 4, 5 and Serial Interface 0, 1.

Figure 3.7 (3) shows the block diagram. Table 3.7 (1) shows prescaler clock resolution into 8, 16-bit Timer.




Figure 3.7 (3) The Block Diagram of Prescaler

Table 3.7 (1) Prescaler Clock Resolution to 8, 16 bit Timer

at fc = 20 MHz. fs = 32.768 kHz

Select system	Select prescaler	Gear value	Prescaler Clock Resolution						
clock <sysck></sysck>	clock <prck1,0></prck1,0>	<gear2 0="" to=""></gear2>	øT1	φ T4	 <i>φ</i> T16	 σ T256			
1 (fs)		xxx	fs/ ₂ 3 (244 μs)	fs/ ₂ 5 (977 μs)	fs/27 (4 ms)	fs/ ₂₁₁ (62.5 ms)			
		000 (fc)	fc/ ₂ 3 (0.4 μs)	fc/ ₂₅ (1.6 μs)	fc/ ₂₇ (6.4 μs)	fc/ _{2¹¹} (102.4 μs)			
	00 (f _{FPH})	001 (fc/2)	fc/ ₂ 4 (0.8 μs)	fc/ ₂₆ (3.2 μs)	fc/ ₂₈ (12.8 μs)	fc/ ₂₁₂ (204.8 μs)			
0 (fc)		010 (fc/4)	fc/ ₂₅ (1.6 μs)	fc/ ₂₇ (6.4 μs)	fc/ ₂₉ (25.6 μs)	fc/ ₂₁₃ (409.6 μs)			
		011 (fc/8)	fc/ ₂₆ (3.2 μs)	fc/ ₂₈ (12.8 μs)	fc/ ₂₁₀ (51.2 μs)	fc/ ₂₁₄ (819.2 μs)			
		100 (fc/ ₁₆)	fc/ ₂₇ (6.4 μs)	fc/ ₂₉ (25.6 μs)	fc/ ₂₁₁ (102.4 μs)	fc/215 (1.6384 ms			
xxx	01 (low frequency clock)	xxx	fs/ ₂ 3 (244 μs)	fs/ ₂₅ (977 μs)	fs/27 (3.9 ms)	fs/ ₂₁₁ (62.5 ms)			
XXX	10 (note) (^{fc} / ₁₆ clock)	xxx	fc/ ₂₇ (6.4 μs)	fc/ ₂₉ (25.6 μs)	fc/ ₂₁₁ (102.8 μs)	fc/ ₂₁₅ (1.6384 ms			
XXX : don't care			*	— 16 bit Timer					
	clock as a prescaler the fs is used as a s		-	— 8 bit Timer —		;			

The clock selected among f_{FPH} clock, fc / 16 clock, and fs clock is divided by 4 and input to this prescaler. This is selected by prescaler clock selection register SYSCR0<PRCK1,0>.

Resetting sets < PRCK1, 0 > to "00", therefore f_{FPH} / 4 clock is input.

The 8 bit Timer selects between 4 clock inputs : ϕ T1, ϕ T4, ϕ T16, and ϕ T256 among the prescaler output.

This prescaler can be run or stopped by the timer control register TRUN<PRRUN>. Counting starts when <PRRUN> is set to "1", while the prescaler is cleared to zero and stops operation when <PRRUN> is set to "0".

When the IDLE1 mode (operates only oscillator) is used, set TRUN < PRRUN > to '0' to stop this prescaler before "HALT" instruction is executed.

② Up-counter

This is an 8-bit binary counter which counts up by the input clock pulse specified by T10MOD and T32MOD.

The input clock of timer 0, 2 is selected from the external clock from TI0 (only timer 0) pin and the three internal clocks ϕ T1, ϕ T4, and ϕ T16, according to the set value of T10MOD / T32MOD registers.

The input clock of timer 1 and 3 differs depending on the operation mode. When set to 16-bit timer mode, the overflow outputs of timer 0 and 2 are used as the input clock. When set to any other mode than 16-bit timer mode, the input clock is selected from the internal clocks ϕ T1, ϕ T16, and ϕ T256 as well as the comparator output (match detection signal) of timer 0, 2 according to the set value of T10MOD and T32MOD registers.

Example: When T10MOD < T10M1,0 > = 01, the overflow output of timer 0 becomes the input clock of timer 1 (16-bit timer mode).

When T10MOD<T10M1,0>=00 and T10MOD<T1CLK1,0>=01, ϕ T1 becomes the input of timer 1 (8 bit timer mode).

Operation mode is also set by T10MOD and T32MOD registers. When reset, it is initialized to T10MOD<T10M1, 0>=00 and T32MOD<T32M1, 0>=00 whereby the up-counter is placed in the 8-bit timer mode.

The counting and stop & clear of up-counter can be controlled for each interval timer by the timer operation control register TRUN. When reset, all up-counters will be cleared to stop the timers.

3 Timer register

This is an 8-bit register for setting an interval time. When the set value of timer registers TREG0, TREG1, TREG2, TREG3, matches the value of up-counter, the comparator match detect signal becomes active. If the set value is 00H, this signal becomes active when the up-counter overflows.

Timer registers TREG2 are double buffer structure, each of which makes a pair with register buffer.

The timer flip-flop controll register TRDC<TR2DE> bits control whether the double buffer structure in the TREG2 should be enabled or disabled. They are disabled when <TR2DE>=0 and enabled when they are set to 1.

In the condition of double buffer enable state, the data is transferred from the register buffer to the timer register when the 2^n-1 overflow occurs in PWM mode, or at the PPG cycle in PPG mode. Therefore, during timer mode, the double buffer can not be used.

When reset, it will be initialized to $\langle TR2DE \rangle = 0$ to disable the double buffer. To use the double buffer, write data in the timer register, set $\langle TR2DE \rangle$ to 1, and write the following data in the register buffer.




Figure 3.7 (4) Configuration of Timer Register 2

Note: Timer register and the register buffer are allocated to the same memory address. When $\langle TR2DE \rangle = 0$, the same value is written in the register buffer as well as the timer register, while when $\langle TR2DE \rangle = 1$ only the register buffer is written.

The memory address of each timer register is as follows.

TREG0: 000022H TREG2: 000026H TREG1: 000023H TREG3: 000027H

All the registers are write-only and cannot be read.

4 Comparator

A comparator compares the value in the up-counter with the values to which the timer register is set. When they match, the up-counter is cleared to zero and an interrupt signal (INTT0, INTT1, INTT2, INTT3) is generated. If the timer flip-flop inversion is enabled, the timer flip-flop is inverted at the same time.

5 Timer flip-flop (timer F / F: TFF1, TFF3)

The timer flip-flop (TFF1, TFF3) is a flip-flop inverted by the match detect signal (8-bit comparator output) of each interval timer.

Inverting is disabled or enabled by the timer flip-flop control register TFFCR<TFF3IE, TFF1IE>.

After reset operation, the value of TFF1, TFF3 is undefined. Writing "01" or "10" to TFFCR<TFF3C1-0, TFF1C1-0>sets "0" or "1" to TFF1, TFF3. Additionally, writing "00" to this bit inverts the value of TFF1, TFF3. (software inversion)

The signal of TFF3 is output through the TO3 pin (also used as P41). When using as the timer output, the timer flip-flop should be set by port 4 function register P4FC beforehand. The output pin of TFF1 does not exist.

TOSHIBA




Figure 3.7 (5) Timer Operation Control Register / System Clock Control Register





Figure 3.7 (6) Timer Mode control Register (T10MOD)

7 6 5 4 3 2 1 0 T32MOD bit Symbol T32M1 T32M0 PWM21 PWM20 T3CLK1 T3CLK0 T2CLK1 T2CLK0 (0028H)Read/Write R/W After reset 0 0 0 0 0 0 0 0 PWM cycle Source clock of timer2 Operation mode Source clock of timer3 00: -00: TO2TRG 00: -00:8 bit Timer **Function** 01: 26-1 01: ¢T1 01: 16 bit Timer 01: ¢T1 10: 8 bit PPG 10: 2⁷-1 10: øT16 10: øT4 11: 28-1 11: 8 bit PWM 11: φT256 11: φT16 Input clock of timer 2 00 Don't set $|\phi T1$ 01 (Prescaler) 10 | *ϕ* T4 (Prescaler) 11 | *ϕ* T16 (Prescaler) Input clock of timer 3 T32MOD T32MOD <T32M1,0>≠01 < T32M1,0 > = 0100 Comparator output Overflow output of of timer 2 timer 2 01 Internal clock øT1 10 Internal clock φT16 (16-bit timer mode) 11 Internal clock ¢T256 Select PWM cycle 00 01 $(2^{6}-1) \times \text{Input clock frequency of timer 2}$ 10 $(2^7-1) \times \text{Input clock frequency of timer 2}$ 11 $(2^{8}-1) \times \text{Input clock frequency of timer 2}$ Set the operation mode of timer 2 and 3. 00 Two 8-bit timers (timer 0 and timer 1) 01 16-bit timer 10 8-bit PPG output 11 8-bit PWM output (timer 2) +8-bit timer (timer 3)

Figure 3.7 (7) Timer Mode control Register (T32MOD)



Note: TFFCR < TFF3C1 to 0, TFF1C1 to 0 > is always read as "1".

Figure 3.7 (8) Timer Flip-flop Control Register (TFFCR)




Figure 3.7 (9) Timer Register Double Buffer Control Register (TRDC)

(1) 8-bit timer mode

Four interval timers 0, 1, 2, 3, can be used independently as 8-bit interval timer.

① Generating interrupts in a fixed cycle (in case of Timer 1)

To generate timer 1 interrupt at constant intervals using timer 1 (INTT1), first stop timer 1 then set the operation mode, input clock, and a cycle to T10MOD and TREG1 register, respectively. Then, enable interrupt INTT1 and start the counting of timer 1.

Example: To generate timer 1 interrupt every 1 seconds at fs=32 kHz, set each register in the following manner.

```
    Clock Condition
    system clock : low frequency (fs)
    prescaler clock : low frequency (fs)
```

```
TRUN ← - X - - - - 0 - Stop timer 1, and clear it to "0".

T10MOD ← 0 0 X X 1 0 - - Set the 8-bit timer mode, and select φT16 (4 ms at fs = 32 kHz) as the input clock.

TREG1 ← 1 1 1 1 1 0 1 0 Set the timer register 1 s ÷ φT16 = 250 = FAH

INTET10 ← 1 1 0 1 - - - - Enable INTT1, and set it to "Level 5".

TRUN ← 1 X - - - - 1 - Start timer 1 counting.
```

Note: X: don't care -; no change

MSB

Use the table 3.7 (1) for selecting the input clock.

LSB

Note: The input clock of timer 0 and timer 1 are different from as follows.

```
Timer 0 : TI0 input, \phiT1, \phiT4, \phiT16
Timer 1 : Match Output of Timer 0, \phiT1, \phiT16, \phiT256
```

② Generating a 50% duty square wave pulse

The timer flip-flop is included in timer 1 and 3.

The timer flip-flop (TFF3) is inverted at constant intervals, and its status is output to timer output pin (TO3). The output pin of TFF1 does not exist.

Example : To output a 2.4 μ s square wave pulse from TO3 pin at fc = 20 MHz, set each register in the following procedures. Either timer 2 or timer 3 may be used, but this example uses timer 3.




Figure 3.7 (10) Square Wave (50% Duty) Output Timing Chart

Making timer 1 count up by match signal from timer 0 comparator (Same function is achieved by using timer 3 and timer 2)

Set the 8-bit timer mode, and set the comparator output of timer 0 as the input clock to timer 1.




Figure 3.7 (11) Timer 1 count up by timer 0

(2) 16-bit timer mode

A 16-bit interval timer is configured by using the pair of timer 0 and timer 1 or timer 2 and timer 3.

To make a 16-bit interval timer by cascade connecting timer 0 and timer 1, set timer 0/1 mode register T10MOD<T10M1,0> to "01".

When set in 16-bit timer mode, the overflow output of timer 0 will become the input clock of timer 1 and 3, regardless of the set value of T10MOD<T1CLK1,0>and T32MOD<T3CLK1,0>. Table 3.7 (1) shows the relation between the cycle of timer (interrupt) and the selection of input clock.

The lower 8 bits of the timer (interrupt) cycle are set by the timer register TREG0 or TREG2, and the upper 8 bits are set by TREG1 or TREG3. Note that TREG0 and TREG2 always must be set first. (Writing data into TREG0 and TREG2 disables the comparator temporarily, and the comparator is restarted by writing data into TREG1 and TREG3.)

Setting example: To generate an interrupt INTT3 every 0.4 seconds at fc=20 MHz, set the following values for timer registers TREG2 and TREG3.

X Clock Condition

/ system clock : High Frequency (fc)

 $\begin{array}{ccc} \text{clock gear} & : & 1 \, (\text{fc}) \\ \text{prescaler clock} & : & f_{FPH} \end{array}$

When counting with input clock of ϕ T16 (6.4 μ s at 20 MHz)

 $0.4 \text{ s} \div 6.4 \,\mu\text{s} = 62500 = \text{F}424\text{H}$

Therefore, set TREG3 = F4H and TREG2 = 24H, respectively.

The comparator match signal is output from timer 2 each time the up-counter UC2 matches TREG2, where the up-counter UC2 is not be cleared.

With the timer 3 comparator, the match detect signal is output at each comparator timing when up-counter UC3 and TREG3 values match. When the match detect signal is output simultaneously from both comparators of timer 2 and timer 3, the up-counters UC2 and UC3 are cleared to "0", and the interrupt INTT3 is generated. If inversion is enabled, the value of the timer flip-flop TFF3 is inverted.

Example: When TREG3 = 04H and TREG2 = 80H




Figure 3.7 (12) Timer output by 16-bit timer mode

(3) 8-bit PPG (Programmable Pulse Generation) Output mode

Square wave pulse can be generated at any frequency and duty by timer 2. The output pulse may be either low-active or high-active. In this mode, timer 3 cannot be used.


Timer 2 outputs pulse to TO3 pin (also used as P41).

In this mode, a programmable square wave is generated by inverting timer output each time the 8-bit up-counter (UC2) matches the timer registers TREG2 and TREG3.

However, it is required that the set value of TREG2 is smaller than that of TREG3.

Though the up-counter (UC3) of timer 3 is not used in this mode, UC3 should be set for counting by setting TRUN < T3RUN > to 1.

Figure 3.7 (14) shows the block diagram for this mode.






Figure 3.7 (13) 8 bit PPG output waveforms




Figure 3.7 (14) Block Diagram of 8-Bit PPG Output Mode

When the double buffer of TREG2 is enabled in this mode, the value of register buffer will be shifted in TREG2 each time TREG3 matches UC2.

Use of the double buffer makes easy the handling of low duty waves (when duty is varied).





Figure 3.7 (15) Operation of Register buffer

Example: Generating 1/4 duty 62.5 kHz pulse (at fc=20 MHz)



X Clock Condition

system clock : High Frequency (fc)

 $\begin{array}{ccc} clock \; gear & : & 1 \, (fc) \\ prescaler \, clock \; : & f_{FPH} \end{array}$

• Calculate the value to be set for timer register.

To obtain the frequency 62.5 kHz, the pulse cycle t should be : t=1/62.5 kHz=16 μ s.


Given $\phi T1 = 0.4 \mu s$ (at 20 MHz),

$$16 \mu s \div 0.4 \mu s = 40$$

Consequently, to set the timer register 3 (TREG3) to TREG3=40=28H and then duty to 1/4, $t \times 1/4 = 16 \mu s \times 1/4 = 4 \mu s$

$$4 \mu s \div 0.4 \mu s = 10$$

Therefore, set timer register 2 (TREG2) to TREG2 = 10 = 0AH.



Note: X; Don't care -; no change

(4) 8-bit PWM Output mode

This mode is valid only for timer 2. In this mode, maximum 8-bit resolution of PWM pulse can be output.

PWM pulse is output to TO3 pin (also used as P41) when using timer 2. Timer 3 can also be used as 8-bit timer.

Timer output is inverted when up-counter (UC2) matches the set value of timer register TREG2 or when 2^n-1 (n=6, 7, or 8; specified by T32MOD<PWM21 to 20>) counter overflow occurs. Up-counter UC0 is cleared when 2^n-1 counter overflow occurs.

To use this PWM mode, the following conditions must be satisfied.

(Set value of timer register) < (Set value of 2^n-1 counter overflow) (Set value of timer register) $\neq 0$




Figure 3.7 (16) 8-bit PWM waveforms

Figure 3.7 (17) shows the block diagram of this mode.




Figure 3.7 (17) Block Diagram of 8-Bit PWM Mode

In this mode, the value of register buffer will be shifted in TREG2 if 2^n-1 overflow is detected when the double buffer of TREG2 is enabled.

Use of the double buffer makes easy the handling of small duty waves.





Figure 3.7 (18) Operation of Register buffer

Example: To output the following PWM waves to TO3 pin at fc = 20 MHz.



X Clock Condition

 $\left\{ \begin{array}{ll} system \, clock & : & High \, Frequency \, (fc) \\ clock \, gear & : & 1 \, (fc) \\ prescaler \, clock \, : & f_{FPH} \end{array} \right.$

To realize 50.8 μ s of PWM cycle by ϕ T1=0.4 μ s (at fc=20 MHz),

$$50.8 \ \mu s \div 0.4 \ \mu s = 127 = 2^{n} - 1$$

Consequently, n should be set to 7.

As the period of low level is 28.8 μ s, for ϕ T1 = 0.4 μ s, set the following value for TREG2.

$$28.8 \,\mu s \div 0.4 \,\mu s = 72 = 48H$$

Table 3.7 (2) PWM Cycle

at fc = 20 MHz, fs = 32.768 kHz

select prescaler clock	select system clock <sysck></sysck>	Gear value <gear2 0="" to=""></gear2>	PWM Cycle								
			2 ⁶ - 1			2 ⁷ - 1			2 ⁸ - 1		
<prck1, 0=""></prck1,>			øT1	ø T 4	øT16	øT1	φ T 4	øT16	φT1	øT4	øT16
	1 (fs)	XXX	15.4 ms	61.5 ms	246 ms	31.0 ms	124 ms	496 ms	62.3 ms	249 ms	996 ms
	0 (fc)	000 (fc)	25.2 μs	100.8 μs	403.2 μs	50.8 μs	203.2 μs	812.8 μs	102.0 μs	408.0 μs	1.63 ms
00		001 (fc/2)	50.4 μs	201.6 μs	806.4 μs	101.6 μs	406.4 μs	1.63 ms	204.0 μs	816.0 μs	3.26 ms
(f _{FPH})		010 (fc/4)	100.8 μs	403.2 μs	1.61 ms	203.2 μs	812.8 μs	3.26 ms	408.0 μs	1.63 ms	6.53 ms
		011 (^{fc} /8)	201.6 μs	806.4 μs	3.23 ms	406.4 μs	1.63 ms	6.52 ms	816.0 μs	3.26 ms	13.06 ms
		100 (^{fc} / ₁₆)	403.2 μs	1.61 ms	6.45 ms	812.8 μs	3.25 ms	13.04 ms	1.63 ms	6.53 ms	26.11ms
01 (low frequency clock)	xxx	xxx	15.4 ms	61.5 ms	246 ms	31.0 ms	124 ms	496 ms	62.3 ms	249 ms	996 ms
10 (^{fc} / ₁₆ clock)	xxx	xxx	403.2 <i>μ</i> s	1.61 ms	6.45 ms	812.8 μs	3.25 ms	13.04 ms	1.63 ms	6.53 ms	26.11ms

XXX : don't care

(5) **Timer Mode Setting Registers**

Table 3.7(3) shows the list of 8-bit timer modes.

Table 3.7 (3) Timer Mode Setting Registers

Register name		TFFCR			
Name of function in register	T10M / T32M	PWM2	T1CLK/T3LK	T0CLK/T2CLK	TFF1IS / TFF3IS
Function	Timer mode	PWM cycle	Upper timer input clock	Lower timer input clock	Timer F/F invert signal select
16-bit timer mode	01	* -	-	External clock (only Timer 0), ϕ T1, ϕ T4, ϕ T16 (00, 01, 10, 11)	-
8-bit timer × 2 channels	00	*	Lower timer match, φT1, 16, 256 (00, 01, 10, 11)	External clock (only Timer 0), ϕ T1, ϕ T4, ϕ T16 (00, 01, 10, 11)	0: Lower timer output 1: Upper timer output
8-bit PPG x 1channel	* 10	* -	* -	* External clock (only Timer 0), \$\phi T1, \$\phi T4, \$\phi T16 (00, 01, 10, 11)	* -
8-bit PWM × 1channel	* 11	* 26-1, 2 ⁷ -1, 2 ⁸ -1 (01, 10, 11)	* -	* External clock (only Timer 0), \$\phi\$T1,\$\phi\$T4,\$\phi\$T16 (00, 01, 10, 11)	* -
8-bit timer × 1channel	11	-	φT1, φT16, φT256 (01, 10, 11)	-	Output disabled

Note :- ; Don't care *; Don't set in T10MOD

3.8 16-bit Timers / Event Counters

The TMP93CS44 / TMP93CS45 contains two (timer 4 and timer 5) multifunctional 16-bit timer / event counter with the following operation modes.

- 16-bit interval timer mode
- 16-bit event counter mode
- 16-bit programmable pulse generation (PPG) mode Can be used following operation modes by capture function.
- Frequency measurement mode
- Pulse width measurement mode
- Time differential measurement mode

Timer / event counter consists of 16-bit up-counter, two 16-bit timer registers, two 16-bit capture registers (One of them applies double-buffer), two comparators, capture input controller, and timer flip-flop and the control circuit.

Timer / event counter is controlled by 4 control registers: T4MOD/T5MOD, T4FFCR / T5FFCR, TRUN and T45CR.

Figure 3.8 (1), (2) shows the block diagram of 16-bit timer / event counter (timer 4 and timer 5).

Timer 4 and 5 can be used independently.

All timers operate in the same manner, and thus only the operation of Timer 4 will be explained below.




Figure 3.8 (1) Block Diagram of 16-Bit Timer (Timer 4)




Figure 3.8 (2) Block Diagram of 16-Bit Timer (Timer 5)





Figure 3.8 (3) 16-Bit Timer Controller Register (T4MOD)



CAP2T4: Invert when the up-counter value is loaded to CAP2 CAP1T4: Invert when the up-counter value is loaded to CAP1

EQ5T4 : Invert when up-counter matches TREG5 EQ4T4 : Invert when up-counter matches TREG4

Figure 3.8 (4) 16-Bit Timer 4 F/F Control (T4FFCR)






Figure 3.8 (5) 16-bit Timer Control Register (T5MOD)



CAP4T6: Invert when the up-counter value is loaded to CAP4 CAP3T6: Invert when the up-counter value is loaded to CAP3

EQ7T6 : Invert when up-counter matches TREG7 EQ6T6 : Invert when up-counter matches TREG6

Figure 3.8 (6) 16-Bit Timer5 F/F Control (T5FFCR)



Note 1: In case of unused 7 state binary counter as a warming-up timer, the stable clock must be input from external circuit.

Note 2: Bit 6 to 2 of T45CR Is read as "1".

Figure 3.8 (7) 16-bit Timer Trigger Control Register (T45CR)

TOSHIBA




Figure 3.8 (8) Timer Operation Control Register / System Clock Control Register

① Prescaler

There are 9-bit prescaler and prescaler clock selection registers to generate input clock for 8-bit Timer 0, 1, 2, 3, 16-bit Timer 4, 5 and serial Interface 0, 1.

Figure 3.8 (9) shows the block diagram. Table 3.8 (1) shows prescaler clock resolution into 8, 16-bit Timer.




Figure 3.8 (9) The Block Diagram of Prescaler

Table 3.8 (1) Prescaler Clock Resalation to 8, 16 bit Timer

at fc = 20 MHz, fs = 32.768 kHz

Select system	Select prescaler	Gear value	r value Prescaler Clock Resolution				
clock <sysck></sysck>	clock <prck1, 0=""></prck1,>	<gear2 0="" to=""></gear2>	ø T 1	φ Τ4	φ T16	φ Τ256	
1 (fs)		xxx	fs/23 (244 μs)	fs/ ₂₅ (977 μs)	fs/27 (3.9 ms)	fs/ ₂₁₁ (62.5 ms)	
		000 (fc)	fc/ ₂ 3 (0.4 μs)	fc/ ₂₅ (1.6 μs)	fc/ ₂₇ (6.4 μs)	fc/ ₂₁₁ (102.4 μs)	
	00	001 (^{fc} / ₂)	fc/ ₂ 4 (0.8 μs)	fc/ ₂₆ (3.2 μs)	fc/ ₂₈ (12.8 μs)	fc/ ₂₁₂ (204.8 μs)	
0 (fc)	(fc) (f _{FPH})	010 (^{fc} / ₄)	fc/ ₂ 5 (1.6 μs)	fc/ ₂₇ (6.4 μs)	fc/ ₂ 9 (25.6 μs)	fc/ ₂₁₃ (409.6 μs)	
		011 (^{fc} /8)	fc/ ₂₆ (3.2 μs)	fc/ ₂₈ (12.8 μs)	fc/ ₂₁₀ (51.2 μs)	fc/ ₂₁₄ (819.2 μs)	
		100 (^{fc} / ₁₆)	fc/ ₂ 7 (6.4 μs)	fc/ ₂₉ (25.6 μs)	fc/ ₂₁₁ (102.4 μs)	fc/ ₂₁₅ (1.6384 ms	
xxx	01 (low frequency clock)	xxx	fs/ ₂ 3 (244 μs)	fs/ ₂₅ (977 μs)	fs/ ₂₇ (3.9 ms)	fs/ ₂₁₁ (62.5 ms)	
xxx	10 ^(note) (^{fc} / ₁₆ clock)	XXX	fc/ ₂₇ (6.4 μs)	fc/29 (25.6 μs)	fc/ ₂₁₁ (102.4 μs)	fc/ ₂₁₅ (1.6384 ms	
XXX : don't care			-	— 16 bit Timer			
	clock as a prescaler the fs is used as a sy		-	— 8 bit Timer —		;	

The clock selected among f_{FPH} clock, fc / 16 clock, and fs clock is divided by 4 and input to this prescaler. This is selected by prescaler clock selection register SYSCR0<PRCK1,0>.

Resetting sets < PRCK1, 0 > to "00", therefore f_{FPH} / 4 clock is input.

The 16 bit Timer 4, 5 selects between 3 clock inputs : ϕ T1, ϕ T4, and ϕ T16 among the prescaler outputs.

This prescaler can be run or stopped by the timer operation control register TRUN<PRRUN>. Counting starts when <PRRUN> is set to '1', while the prescaler is cleared to zero and stops operation when <PRRUN> is set to '0'.

When the IDLE1 mode (operates only oscillator) is used, set TRUN < PRRUN > to '0' to stop this prescaler before 'HALT' instruction is executed.

② Up-counter

UC4 is a 16-bit binary counter which counts up according to the input clock specified by T4MOD<T4CLK1,0> register.

As the input clock, one of the internal clocks ϕ T1, ϕ T4, and ϕ T16 from 9-bit prescaler (also used for 8-bit timer), and external clock from TI4 pin (also used as P42 / INT4 pin) can be selected. When reset, it will be initialized to <T4CLK1,0> =00 to select TI4 input mode. Counting or stop & clear of the counter is controlled by timer operation control register TRUN<T4RUN>.

When clearing is enabled, up-counter UC4 will be cleared to zero each time it coincides matches the timer register TREG5. The "clear enable/disable" is set by T4MOD<CLE>.


If clearing is disabled, the counter operates as a free-running counter.

A timer overflow interrupt (INTTO4) is generated when UC4 overflow occurs.

3 Timer Registers

These two 16-bit registers are used to set the interval time. When the value of up-counter UC4 matches the set value of this timer register, the comparator match detect signal will be active.

Setting data for timer register (TREG4 and TREG5) is executed using 2 byte date transfer instruction or using 1 byte date transfer instruction twice for lower 8 bits and upper 8 bits in order.



TREG4 to 7 are write-only registers, so they can not be read by software.

TREG4 timer register is of double buffer structure, which is paired with register buffer. The timer control register T45CR<DB4EN> controls whether the double buffer structure should be enabled or disabled. : disabled when <DB4EN>=0, while enabled when <DB4EN>=1.

When the double buffer is enabled, the timing to transfer data from the register buffer to the timer register is at the match between the up-counter (UC4) and timer register TREG5.

After reset, TREG4 and TREG5 are undefined. To use the 16-bit timer after reset, data should be written beforehand.


When reset, it will be initialized to $\langle DB4EN \rangle = 0$, whereby the double buffer is disabled. To use the double buffer, write data in the timer register, set $\langle DB4EN \rangle = 1$, and then write the following data in the register buffer.

TREG4 and register buffer are allocated to the same memory addresses 000030H/000031H. When <DB4EN>=0, same value will be written in both the timer register and register buffer. When <DB4EN>=1, the value is written into only the register buffer.

Capture Register

These 16-bit registers are used to latch the values of the up-counter.

Data in the capture registers should be read by a 2-byte data load instruction or two 1-byte data load instruction, from the lower 8 bits followed by the upper 8 bits.



CAP 1 to 4 are read-only registers, so it cannot be written by software.

5 Capture Input Control

This circuit controls the timing to latch the value of up-counter UC4 into CAP1, CAP2. The latch timing of capture register is controlled by register T4MOD<CAP12M1,0>.

- When T4MOD < CAP12M 1, 0 > = 00
 Capture function is disabled. Disable is the default on reset.
- When T4MOD < CAP12M1, 0 > = 01
 Data is loaded to CAP1 at the rise edge of TI4 pin (also used as P42/INT4) input, while data is loaded to CAP2 at the rise edge of TI5 pin (also used as P43 / INT5) input.
- When T4MOD < CAP12M1, 0 > = 10

 Data is loaded to CAP1 at the rise edge of TI4 pin input, while to CAP2 at the fall edge. Only in this setting, interrupt INT4 occurs at fall edge.
- When T4MOD < CAP12M1, 0 > = 11
 Data is loaded to CAP1 at the rise edge of timer flip-flop TFF1, while to CAP2 at the fall edge.

Besides, the value of up-counter can be loaded to capture registers by software. Whenever "0" is written in T4MOD<CAP1IN> the current value of up-counter will be loaded to capture register CAP1. It is necessary to keep the prescaler in RUN mode (TRUN<PRRUN> to be "1").

6 Comparator

These are 16-bit comparators which compare the up-counter UC4 value with the set value of (TREG4, TREG5) to detect the match. When a match is detected, the comparators generate an interrupt (INTTR4, INTTR5) respectively. The up-counter UC4 is cleared only when UC4 matches TREG5 (The clearing of up-counter UC4 can be disabled by setting T4MOD < CLE > = 0).

Timer flip-flop (TFF4)

This flip-flop is inverted by the match detect signal from the comparators and the latch signals to the capture registers. Disable / enable of inversion can be set for each element by T4FFCR<CAP2T4, CAP1T4, EQ5T4, EQ4T4>. After reset, the value of TFF4 is undefined. TFF4 will be inverted when "00" is written in T4FFCR<TFF4C1,0>. Also it is set to "1" when "01" is written, and set to "0" when "10" is written. The value of TFF4 can be output to the timer output pin TO4 (also used as P44). Timer output should be specified by the function register of Port 4. (See Register for Port 4 in figure 3.5. (11).)

(1) 16-bit Timer Mode

Generating interrupts at fixed intervals

In this example, the interval time is set in the timer register TREG5 to generate the interrupt INTTR5.

```
7 6 5 4 3 2 1 0
TRUN
         ← - X - 0 - - - -
                                      Stop timer 4.
INTET54 \leftarrow 1 1 0 0 1 0 0 0
                                      Enable INTTR5 and sets interrupt level 4. Disable
                                      INTTR4.
T4FFCR + X X 0 0 0 0 1 1
                                      Disable trigger.
         ← X X 1 0 0 1 * *
T4MOD
                                      Select internal clock for input and
                                      disable the capture function.
              (** = 01, 10, 11)
                                      Set the interval time (16 bits).
TREG5
                                      Start timer 4.
TRUN
         ← 1 X - 1 - - - -
```

Note: X; don't care -; no change

(2) 16-bit Event Counter Mode

In 16-bit timer mode as described in above, the timer can be used as an event counter by selecting the external clock (TI4 pin input) as the input clock. To read the value of the counter, first perform "software capture" once and read the captured value.

The counter counts at the rise edge of TI4 pin input.

TI4 pin can also be used as P42 / INT4.

Since both timers operate in exactly the same way, timer 4 is used for the purposes of explanation.

```
7 6 5 4 3 2 1 0
TRUN
        ← - X - 0 - - - -
                                  Stop timer 4.
P4CR
        ← - - - - - 0 -
                                  Set P42 to input mode
INTET54 ← 1 1 0 0 1 0 0 0
                                  Enable INTTR5 and sets interrupt level 4, while
                                  disables INTTR4.
Disable trigger.
T4MOD
        ← X X 1 0 0 1 0 0
                                  Select TI4 as the input clock.
TREG5
        + * * * * * *
                                  Set the number of counts (16 bits).
        ← 1 X - 1 - - - -
                                  Start timer 4.
TRUN
```


Note: X; don't care -; no change When used as an event counter, set the prescaler in RUN mode. (TRUN < PRRUN > ="1")

(3) 16-bit Programmable Pulse Generation (PPG) Output Mode

Square wave pulse can be generated at any frequency and duty by timer 4. The output pulse may be either low-active or high-active.

The PPG mode is obtained by inversion of the timer flip-flop TFF4 that is to be enabled by the match of the up-counter UC4 with the timer register TREG4 or 5 and to be output to TO4 (also used as P44). In this mode, the following conditions must be satisfied.

(Set value of TREG4) < (Set value of TREG5)






Figure 3.8 (10) Programmable Pulse Generation (PPG) Output Waveforms

When the double buffer of TREG4 is enabled in this mode, the value of register buffer 4 will be shifted in TREG4 at match with TREG5. This feature makes easy the handling of low duty waves.




Figure 3.8 (11) Operation of Register Buffer

Shows the block diagram of this mode.




Figure 3.8 (12) Block Diagram of 16-Bit PPG Mode

(4) Application Examples of Capture Function

Used capture function, they can be applied in many ways, for example:

- ① One-shot pulse output from external trigger pulse
- 2 Frequency measurement
- ③ Pulse width measurement
- 4 Time difference measurement
- ① One-shot Pulse Output from External Trigger Pulse

Set to T4MOD < CAP12M1, 0> = 01.

Set the up-counter UC4 in free-running mode with the internal input clock, input the external trigger pulse from TI4 pin, and load the value of up-counter into capture register CAP1 at the rise edge of the TI4 pin.

When the interrupt INT4 is generated at the rise edge of TI4 input, set the CAP1 value (c) plus a delay time (d) to TREG4 (= c+d), and set the above set value (c+d) plus a one-shot pulse width (p) to TREG5 (= c+d+p). When the interrupt INT4 occurs the T4FFCR<EQ5T4, EQ4T4>register should be set "11" and that the TFF4 inversion is enabled only when the up-counter value matches TREG4 or TREG5. When interrupt INTTR5 occurs, this inversion will be disabled after one-shot pulse is output.

The (c), (d) and (p) correspond to c, d and p in figure 3.8 (13).





Figure 3.8 (13) One-Shot Pulse Output (with Delay)

Setting example: To output 2 ms one-shot pulse with 3 ms delay to the external trigger pulse to TI4 pin

Clock Condition

system clock : High frequency (fc)

clock gear : 1 (fc)
prescaler clock : f_{FPH}



Setting of INT4

Setting of INTTR5

Note: X; don't care -; no change

When delay time is unnecessary, invert timer flip-flop TFF4 when the upcounter value is loaded into capture register 1 (CAP1), and set the CAP1 value (c) plus the one-shot pulse width (p) to TREG5 when the interrupt INT4 occurs. The TFF4 inversion should be enabled when the up-counter (UC4) value matches TREG5, and disabled when generating the interrupt INTTR5.




Figure 3.8 (14) One-Shot Pulse Output (without Delay)

2 Frequency Measurement

The frequency of the external clock can be measured in this mode. The clock is input through the TI4 pin, and its frequency is measured by the 8-bit timers (Timer 0 and Timer 1) and the 16-bit timer / event counter (Timer 4).

The TI4 pin input should be selected for the input clock of Timer 4. Set to T4MOD < CAP12M1, 0 > = 11. The value of the up-counter is loaded into the capture register CAP1 at the rise edge of the timer flip-flop TFF1 of 8-bit timers (Timer 0 and Timer 1), and into CAP2 at its fall edge.

The frequency is calculated by the difference between the loaded values in CAP1 and CAP2 when the interrupt (INTT0 or INTT1) is generated by either 8-bit timer.




Figure 3.8 (15) Frequency Measurement

For example, if the value for the level "1" width of TFF1 of the 8-bit timer is set to 0.5 s and the difference between CAP1 and CAP2 is 100, the frequency will be $100 \div 0.5$ [s]=200[Hz].

3 Pulse Width Measurement

This mode allows to measure the "H" level width of an external pulse. While keeping the 16-bit timer / event counter counting (free-running) with the internal clock input, the external pulse is input through the TI4 pin. Then the capture function is used to load the UC4 values into CAP1 and CAP2 at the rising edge and falling edge of the external trigger pulse respectively. The interrupt INT4 occurs at the falling edge of TI4.

The pulse width is obtained from the difference between the values of CAP1 and CAP2 and the internal clock cycle.

For example, if the internal clock is 0.8 microseconds and the difference between CAP1 and CAP2 is 100, the pulse width will be $100 \times 0.8 \ \mu s = 80 \ \mu s$.

Additionally, the pulse width which is over the UC4 maximum count time specified by the clock source can be measured by changing software.




Figure 3.8 (16) Pulse Width Measurement

Note: Only in this pulse width measuring mode (T4MOD < CAP12M1, 0 > = 10), external interrupt INT4 occurs at the falling edge of TI4 pin input. In other modes, it occurs at the rising edge.

The width of "L" level can be measured from the difference between the first C2 and the second C1 at the second INT4 interrupt.

The width of "L" level can be measured by multiplying the difference between the first C2 and the second C1 at the second INT4 interrupt and the internal clock cycle together.

4 Time Difference Measurement

This mode is used to measure the difference in time between the rising edges of external pulses input through TI4 and TI5.

Keep the 16-bit timer / event counter (Timer 4) counting (free-running) with the internal clock, and load the UC4 value into CAP1 at the rising edge of the input pulse to TI4. Then the interrupt INT4 is generated.

Similarly, the UC4 value is loaded into CAP2 at the rising edge of the input pulse to TI5, generating the interrupt INT5.

The time difference between these pulses can be obtained from the difference between the time counts at which loading the up-counter value into CAP1 and CAP2 has been done.

The time difference between these pulses can be obtained by multiplying the value subtracted CAP 1 from CAP 2 and the internal clock cycle together at which loading the up-counter value into CAP 1 and CAP 2 has been done.





Figure 3.8 (17) Time Difference Measurement

3.9 Serial Channel

TMP93CS44 / TMP93CS45 contains 2 serial I/O channels for full duplex asynchronous transmission (UART) as well as for I/O extension.


The serial channel has the following operation modes.



In mode 1 and mode 2, a parity bit can be added. Mode 3 has wake-up function for making the master controller start slave controllers in serial link (multi-controller system).

Figure 3.9 (1) shows the data format (for one frame) in each mode.

Serial Channel 0 and 1 can be used independently.



When bit 8 = 0, data is denoted.

When bit 8 = 1, address (select code) is denoted.

bit 8

stop (Wake-up)

Figure 3.9 (1) Data Formats

The serial channel has a buffer register for transmitting and receiving operations, in order to temporarily store transmitted or received data, so that transmitting and receiving operations can be done independently (full duplex).

However, in I/O interface mode, SCLK (serial clock) pin is used for both transmission and receiving, the channel becomes half-duplex.

The receiving data register is of a double buffer structure to prevent the occurrence of overrun error and provides one frame of margin before CPU reads the received data. The receiving data register stores the already received data while the buffer register receives the next frame data.

By using $\overline{\text{CTS}}$ and $\overline{\text{RTS}}$ (there is no $\overline{\text{RTS}}$ pin, so any 1 port must be controlled by software), it is possible to halt data send until the CPU finishes reading receive data every time a frame is received. (Handshake function)

In the UART mode, a check function is added not to start the receiving operation by error start bits due to noise. The channel starts receiving data only when the start bit is detected to be normal at least twice in three samplings.

When the transmission buffer becomes empty and requests the CPU to send the next transmission data, or when data is stored in the receiving data register and the CPU is requested to read the data, INTTX or INTRX interrupt occurs. Besides, if an overrun error, parity error, or framing error occurs during receiving operation, flag SCOCR / SC1CR < OERR, PERR, FERR > will be set.

The serial channel 0 / 1 includes a special baud rate generator, which can set any baud rate by dividing the frequency of 4 clocks (ϕ T0, ϕ T2, ϕ T8, and ϕ T32) from the internal prescaler (shared by 8-bit / 16-bit timer) by the value 1 to 16. In addition, serial channel 0 / 1 can operated by using external input clock (SCLK).

In I/O interface mode, it is possible to input synchronous signals as well as to transmit or receive data by external clock.

3.9.1 Control Registers

The serial channel 0 is controlled by 3 control registers SC0CR, SC0MOD and BR0CR. Transmitted and received data are stored in register SC0BUF.

The serial channel 1 has same registers (SC1CR, SC1MOD, BR1CR and SC1BUF).






Figure 3.9 (2) Serial Mode Control Register (channel 0, SC0MOD)



Note 1:To use baud rate generator, set TRUN < PRRUN > to "1, putting the prescaler in RUN mode. Note 2: As all error flags are cleared after reading, do not test only a single bit with a bit-testing instruction.

Figure 3.9 (3) Serial Control Register (channel0, SCOCR)



Note1: To use baud rate generator, set TRUN < PRRUN > to "1", putting the prescaler in RUN mode.

Note2: "1 division" of baud rate generator can be used only UART mode. Do not set it in I/O interface mode.

Note3: Bit 6 of BR0CR is read as "1".

Figure 3.9 (4) Serial Channel Control (channel 0, BROCR)

SCOBUF (0050H)		7	6	5	4	3	2	1	0		
	bit Symbol	RB07	RB06	RB05	RB04	RB03	RB02	RB01	RB00		
Prohibit	bit symbol	TB07	ТВ06	TB05	TB04	TB03	TB02	TB01	TB00		
read-modify-	Read/Write		R (Receiving) / W (Transmission)								
write	After reset		Undefined								

Figure 3.9 (5) Serial Transmission / Receiving Buffer Registers (channel 0, SCOBUF)






Figure 3.9 (6) Serial Mode Control Register (Channel 1, SC1MOD)



- Note 1:To use baud rate generator, set TRUN < PRRUN > to "1", putting the prescaler in RUN mode.
- Note 2: As all error flags are cleared after reading, do not test only a single bit with a bit-testing instruction.

Figure 3.9 (7) Serial Control Register (Channel 1, SC1CR)



Note1: To use baud rate generator, set TRUN < PRRUN > to "1", putting the prescaler in RUN

Note2: "1 division" of baud rate generator can be used only UART mode. Do not set it in I/O

interface mode.

Note3: Bit 6 of BROCR is read as "1".

Figure 3.9 (8) Baud Rate Generator Control Register (channel 1, BR1CR)

SC1BUF (0054H)		7	6	5	4	3	2	1	0	
	bit Symbol	RB17	RB16	RB15	RB14	RB13	RB12	RB11	RB10	
Prohibit read-modify- write	bit symbol	TB17	TB16	TB15	TB14	TB13	TB12	TB11	TB10	
	Read/Write	R (Receiving) / W (Transmission)								
	After reset		Undefined							

Figure 3.9 (9) Serial Transmission / Receiving Buffer Registers (channel 1, SC1BUF)




Figure 3.9 (10) Port 6 Function Register (P6FC)




Figure 3.9 (11) Port 3 / Port 6 Open Drain Enable Register (ODE)

3.9.2 Configuration

Figure 3.9 (12) shows the block diagram of the serial channel 0.




Figure 3.9 (12) Block Diagram of the Serial Channel 0

---- Serial clock generation circuit ----External TO2TRG clock (Timer 2 comparator output) BR1CR<BR1CK1,0> ector ector UART mode SIOCLK Prescaler φ**T2** φ**Τ8** φ**T32** Baud rate SC1MOD SC1MOD generator System <SC1, 0> <SM1, 0> clock / f_{SYS} (ϕ 1) ector ÷ 2 I/O interface mode SCLK1 □input (Shared by P65) SC1CR <10C> SCLK1 □ INTRX1 INTTX1 Output (Shared by P65) SC1MOD Serial channel Transmission Receive <WU>→ interrupt counter counter control TXDCLK ↓ RXDCLK **↓** Transmission SC1MOD Receive □ CTS1 <RXE>→ control control (Shared by P65) SC1CR <PE> <EVEN> SC1MOD < CTSE1 > Parity control Receive buffer1(Shift register) RxD1 □-(Shared by P64) Error flag RB8 Receive buffer2 (SC1BUF) **TB8** Transmission buffer (SC1BUF) **→**□ TxD1 (Shared by P63) SC1CR Internal bus

Figure 3.9 (13) shows the block diagram of the serial channel 1.

Figure 3.9 (13) Block Diagram of the Serial Channel 1

① Prescaler

There are 9 bit prescaler and prescaler clock selection registers to generate input clock for 8 bit Timer0, 1, 2, 3, 16 bit Timer4, 5, and Serial Interface0, 1.

Figure 3.9 (14) shows the block diagram. Table 3.9 (1) shows prescaler clock resolution into the baud rate generator.




Figure 3.9 (14) The Block Diagram of Prescaler

Select system	Select Prescaler	Gear value	Prescaler Output Clock Resolution				
clock <sysck></sysck>	Clock <prck1, 0=""></prck1,>	<gear2 0="" to=""></gear2>	φ T 0	φ T 2	φΤ8	φ T32	
1 (fs)		XXX	fs/22	fs/ ₂₄	fs/26	fs/28	
		000 (fc)	fc/ ₂₂	fc/ ₂₄	fc/ ₂₆	fc/ ₂₈	
	00 (f _{FPH})	001 (^{fc} / ₂)	fc/23	fc/ ₂₅	fc/2 ⁷	fc/29	
0 (fc)		010 (^{fc} / ₄)	fc/ ₂₄	fc/ ₂₆	fc/ ₂₈	fc/ ₂₁₀	
		011 (fc/8)	fc/ ₂₅	fc/ ₂ 7	fc/29	fc/ ₂₁₁	
		100 (^{fc} / ₁₆)	fc/ ₂₆	fc/ ₂₈	fc/ ₂₁₀	fc/212	
xxx	01 (low frequency clock)	xxx	_	fs/24	fs/ ₂ 6	fs/ ₂₈	
XXX	10 (^{fc/} 16 clock)	xxx	_	fc/ ₂₈	fc/ ₂₁₀	fc/ 2 12	

Table 3.9 (1) Prescaler Clock Resolution to Baud Rate Generator

XXX : don't care - : can not use

(Note) The fc/16 clock as a prescaler prescaler clock can not be used when the fs is used as a system clock.

The clock selected among f_{FPH} clock, fc/16 clock, and fs clock is divided by 4 and input to this prescaler. This is selected by prescaler clock selection register SYSCR0 < PRCK1, 0>.

Resetting sets < PRCK1, 0> to "00" and selects the f_{FPH} clock input divided by 4.

The Baud Rate Generator selects between 4 clock inputs : ϕ T0, ϕ T2, ϕ T8, and ϕ T32 among the prescaler outputs.

The prescaler can be run or stopped by the timer operation control register TRUN<PRRUN>. Counting starts when<PRRUN> is set to "1", while the prescaler is cleared to zero and stops operation when<PRRUN> is set to "0".

When the IDLE1 mode (operates only oscillator) is used, set TRUN < PRRUN > to '0' to reduce the power consumption of this prescaler before "HALT" instruction is executed.

② Baud Rate Generator

Baud rate generator comprises a circuit that generates transmission and receiving clocks to determine the transfer rate of the serial channel.

The input clock to the baud rate generator, ϕ T0, ϕ T2, ϕ T8, or ϕ T32 is generated by the 9-bit prescaler which is shared by the timers. One of these input clocks is selected by the baud rate generator control register BR0CR < BR0CK1, 0>.

The baud rate generator includes a 4-bit frequency divider, which divides frequency by 1 to 16 values to determine the transfer rate.

How to calculate a transfer rate when the baud rate generator is used is explained below.

• UART mode

• I/O interface mode

Accordingly, when source clock fc is 12.288 MHz, input clock is ϕ T2 (fc/16), and frequency divisor is 5, the transfer rate in UART mode becomes as follows:

$$=12.288\times10^6 \div 16 \div 5 \div 16 = 9600 \text{ (bps)}$$

The maximum baud rate of this baud rate generator is 307.2K bps.

Table 3.9 (2) shows an example of the transfer rate in UART mode.

Also with 8-bit timer 2, the serial channel can get a transfer rate. Table 3.9 (3) shows an example of baud rate using timer 2.

Table 3.9 (2)	Selection of UART	Transfer Rate	(1) (When E	Baud Rate (Generator Is Used)
					Unit (Khns)

					Unit (Kbps)
fc [MHz]	Input clock Frequency divisor	φ Τ0 (fc/4)	φT2 (fc/16)	φT8 (fc/64)	φT32 (fc/256)
9.830400	1	153.600	38.400	9.600	2.400
1	2	76.800	19.200	4.800	1.200
1	4	38.400	9.600	2.400	0.600
<u> </u>	8	19.200	4.800	1.200	0.300
<u> </u>	16	9.600	2.400	0.600	0.150
12.288000	5	38.400	9.600	2.400	0.600
	10	19.200	4.800	1.200	0.300
14.745600	1	230.400	57.600	14.400	3.600
<u> </u>	3	76.800	19.200	4.800	1.200
1	6	38.400	9.600	2.400	0.600
<u> </u>	12	19.200	4.800	1.200	0.300
17.2032	7	38.400	9.600	2.400	0.600
1	14	19.200	4.800	1.200	0.300
19.6608	2	153.600	38.400	9.600	2.400
1	4	76.800	19.200	4.800	1.200
↑	8	38.400	9.600	2.400	0.600
↑	16	19.200	4.800	1.200	0.300

Note1: Transfer rate in I/O interface mode is 8 times faster than the values given in the above table.

Note2: This table is calculated when fc is selected as a system clock, fc/1 as a clock gear, and the system clock as a prescaler clock.

Table 3.9 (3) Selection of UART Transfer Rate (2) (When Timer 2 (input Clock ϕ T1) is used)

Unit (Kbps)

							Unit (Kbps)
fc TREG2	19.6608 MHz	14.7456 MHz	12.288 MHz	12 MHz	9.8304 MHz	8 MHz	6.144 MHz
1H	153.6	115.2	96		76.8	62.5	48
2H	76.8	57.6	48		38.4	31.25	24
3H	51.2	38.4	32	31.25			16
4H	38.4	28.8	24		19.2		12
5H	30.72	23.04	19.2				9.6
8H	19.2	14.4	12		9.6		6
AH	15.36	11.52	9.6				4.8
10H	9.6	7.2	6		4.8		3
14H	7.68	5.76	4.8				2.4

How to calculate the transfer rate (when timer 2 is used):

Transfer rate =
$$\frac{f_{\text{FPH}}}{\text{TREG2} \times 8 \times 16}$$
(When Timer 2 (input clock ϕ T1) is used)

Note1: Timer 2 match detect signal cannot be used as the transfer clock in I/O interface mode.

Note2: This table is calculated when fc is selected as a system clock, fc/1 as a clock gear, and the system clock as a prescaler clock.

③ Serial Clock Generation Circuit

This circuit generates the basic clock for transmitting and receiving data.

1) I/O interface mode

When in SCLK output mode with the setting of SC0CR<IOC>="0", the basic clock will be generated by dividing by 2 the output of the baud rate generator described before. When in SCLK input mode with the setting of SC0CR<IOC>= "1", the rising edge or falling edge will be detected according to the setting of SC0CR<SCLKS> register to generate the basic clock.

2) UART mode

According to the setting of SC0CR <SC1, 0>, the above baud rate generator clock, internal clock $\phi1$ (max 625Kbps at fc=20 MHz), the match detect signal from timer 0, or external clock SCLK0 will be selected to generate the basic clock SIOCLK.

Receiving Counter

The receiving counter is a 4-bit binary counter used in UART mode and counts up by SIOCLK clock. 16 pulses of SIOCLK are used for receiving 1 bit of data, and the data bit is sampled three times at 7th, 8th and 9th clock.

With the three samples, the received data is evaluated by the rule of majority.

For example, if the sampled data bit is "1", "0" and "1" at 7th, 8th and 9th clock respectively, the received data is evaluated as "1". The sampled data "0", "0" and "1" is evaluated that the received data is "0".

5 Receiving Control

1) I/O interface mode

When in SCLK output mode with the setting of SC0CR<IOC>="0", RxD0 signal will be sampled at the rising edge of shift clock which is output to SCLK0 pin.

When in SCLK input mode with the setting SC0CR<IOC>="1" RxD0 signal will be sampled at the rising edge or falling edge of SCLK0 input according to the setting of SC0CR<SCLKS> register.

2) UART mode

The receiving control has a circuit for detecting the start bit by the rule of majority. When two or more "0" are detected during 3 samples, it is recognized as start bit and the receiving operation is started.

Data being received are also evaluated by the rule of majority.

6 Receiving Buffer

To prevent overrun error, the receiving buffer has a double buffer structure.

Received data are stored one bit by one bit in the receiving buffer 1 (shift register type). When 7 bits or 8 bits of data is stored in the receiving buffer 1, the stored data are transferred to the receiving buffer 2 (SC0BUF), generating an interrupt INTRX0. The CPU reads only receiving buffer 2 (SC0BUF). Even before the CPU reads the receiving buffer 2 (SC0BUF), the received data can be stored in the receiving buffer 1. However, unless the receiving buffer 2 (SC0BUF) is read before all bits of the next data are received by the receiving buffer 1, an overrun error occurs. If an overrun error occurs, the contents of the receiving buffer 1 will be lost, although the contents of the receiving buffer 2 and SC0CR<RB8> is still preserved.

The parity bit added in 8-bit UART mode and the most significant bit (MSB) in 9-bit UART mode are stored in SC0CR<RB8>.

When in 9-bit UART mode, the wake-up function of the slave controllers is enabled by setting SC0MOD<WU> to "1", and interrupt INTRX0 occurs only when SC0CR<RB8> is set to "1".

7 Transmission Counter

Transmission counter is a 4-bit binary counter which is used in UART mode and, counts by SIOCLK clock, generating TxDCLK every 16 clock pulses.




Figure 3.9 (15) Generation of Transmission Clock

8 Transmission Controller

1) I/O interface mode

In SCLK0 output mode with the setting of SC0CR<IOC>="0", the data in the transmission buffer are output bit by bit to TxD0 pin at the rising edge of shift clock which is output from SCLK0 pin.

In SCLK0 input mode with the setting of SC0CR<IOC>="1", the data in the transmission buffer are output bit by bit to TxD0 pin at the rising edge or falling edge of SCLK0 input according to the setting of SC0CR<SCLKS> register.

2) UART mode

When transmission data are written in the transmission buffer sent from the CPU, transmission starts at the rising edge of the next TxDCLK, generating a transmission shift clock TxDSFT.

Handshake Function

The serial channels use the $\overline{\text{CTS0}}$ pin to transmit data in units of frames, thus preventing an overrun error. Use SC0MOD<CTSE0> to enable or disable the handshake function.

When $\overline{\text{CTS0}}$ goes high, data transmission is halted after the completion of the current transmission and is not restarted until $\overline{\text{CTS0}}$ returns to low. An INTTX0 interrupt is generated to request the CPU for the next data to transmit. When the CPU write the data to the transmit buffer, processing enters standby mode.

An \overline{RTS} pin is not provided, but a handshake function can easily be configured if the receiver sets any port assigned to the \overline{RTS} function to high (in the receive interrupt routine) after data receive, and requests the transmitter to temporarily halt transmission.





Figure 3.9 (16) Handshake Function



Note 1: If the CTS signal rises during transmission, the next data is not sent after the completion of the current transmission.

Note 2: Transmission starts at the first TxDCLK clock fall after the CTS signal falls.

Figure 3.9 (17) Timing of CTS (Clear to send)

Transmission Buffer

Transmission buffer (SC0BUF) shifts out and sends the transmission data written from the CPU. When all bits are shifted out, the transmission buffer becomes empty and generates INTTX0 interrupt.

Parity Control Circuit

When serial channel control register SC0CR < PE > is set to "1", it is possible to transmit and receive data with parity. However, parity can be added only in 7-bit UART or 8-bit UART mode. With SC0CR < EVEN > register, even (odd) parity can be selected.

For transmission, parity is automatically generated according to the data written in the transmission buffer SC0BUF, and data are transmitted after being stored in SC0BUF<TB7> when in 7-bit UART mode while in SC0MOD <TB8> when in 8-bit UART mode. <PE> and <EVEN> must be set before transmission data are written in the transmission buffer.

For receiving, data are shifted in the receiving buffer 1, and parity is added after the data are transferred in the receiving buffer 2 (SC0BUF), and then compared with SC0BUF<RB7> when in 7-bit UART mode and with SC0MOD<RB8> when in 8-bit UART mode. If they are not equal, a parity error occurs, and SC0CR<PERR> flag is set.

① Error Flag

Three error flags are provided to increase the reliability of receiving data.

1. Overrun error < OERR>

If all bits of the next data are received in receiving buffer 1 while valid data are stored in receiving buffer 2 (SC0BUF), an overrun error will occur.

2. Parity error < PERR>

The parity generated for the data shifted in receiving buffer 2 (SC0BUF) is compared with the parity bit received from RxD pin. If they are not equal, a parity error occurs.

3. Framing error < FERR>

The stop bit of received data is sampled three times around the center. If the majority is "0", a framing error occurs.

Generating Timing

1) UART mode

Receiving

Mode	9 Bit	8 Bit + parity	8 Bit, 7 Bit + parity, 7 Bit
Interrupt timing	Center of last bit (Bit 8)	Center of last bit (parity bit)	Center of stop bit
Framing error timing	Center of stop bit	Center of stop bit	Center of stop bit
Parity error timing	_	Center of last bit (parity bit)	Center of stop bit
Overrun error timing	Center of last bit (Bit 8)	Center of last bit (parity bit)	Center of stop bit

Note: Framing error occurs after an interrupt has occurred. Therefore, to check for framing error during interrupt operation, it is necessary to wait for 1 bit period of transfer rate.

Transmitting

Mode	9 Bit	8 Bit + parity	8 Bit, 7 Bit + parity, 7 Bit
Interrupt timing	Just before last bit is transmitted.	Just before last bit is transmitted.	Just before last bit is transmitted.

2) I/O interface mode

Transmission	SCLK0 output mode	Immediately after rise of last SCLK signal. (See figure 3.9 (20).)
Interrupt timing SCLK0 input mode		Immediately after rise of last SCLK signal (rising mode), or immediately after fall in falling mode. (See figure 3.9 (21).)
Receiving Interrupt timing	SCLK0 output mode	Timing used to transfer received data to data receive buffer 2 (SCOBUF) (that is, immediately after last SCLK). (See figure 3.9 (22).)
	SCLK0 input mode	Timing used to transfer received data to data receive buffer 2 (SC0BUF) (that is, immediately after last SCLK). (See figure 3.9 (23).)

3.9.3 Operational Description

(1) Mode 0 (I/O interface mode)

This mode is used to increase the number of I/O pins of for transmitting or receiving data to or from the external shifter register.

This mode includes SCLK output mode to output synchronous clock SCLK0 and SCLK input mode to input external synchronous clock SCLK0.




Figure 3.9 (18) Example of SCLK Output Mode Connection




Figure 3.9 (19) Example of SCLK Input Mode Connection

① Transmission

In SCLK output mode, 8-bit data and synchronous clock are output from TxD0 pin and SCLK0 pin, respectively, each time the CPU writes data in the transmission buffer. When all data is output, INTESO<ITX0C> will be set to generate INTTX0 interrupt.




Figure 3.9 (20) Transmitting Operation in I/O Interface Mode (SCLK Output Mode)

In SCLK output mode, 8-bit data are output from TxD0 pin when SCLK0 input becomes active while data are written in the transmission buffer by CPU.

When all data are output, INTES0<ITX0C> will be set to generate INTTX0 interrupt.




Figure 3.9 (21) Transmitting Operation in I/O Interface Mode (SCLK Input Mode)

2 Receiving

In SCLK output mode, synchronous clock is outputted from SCLK0 pin and the data are shifted in the receiving buffer 1 whenever the receive interrupt flag INTES0<IRX0C> is cleared by reading the received data. When 8-bit data are received, the data will be transferred in the receiving buffer 2 (SC0BUF) at the timing shown below, and INTES0<IRX0C> will be set again to generate INTRX0 interrupt.




Figure 3.9 (22) Receiving Operation in I/O Interface Mode (SCLK Output Mode)

In SCLK input mode, the data is shifted in the receiving buffer 1 when SCLK input becomes active while the receive interrupt flag INTESO <IRXOC> is cleared by reading the received data. When 8-bit data is received, the data will be shifted in the receiving buffer 2 (SC0BUF) at the timing shown below, and INTESO <IRXOC> will be set again to generate INTRXO interrupt.




Figure 3.9 (23) Receiving Operation in I/O Interface Mode (SCLK Input Mode)


Note : For data receiving, the system must be placed in the receive enable state (SC0MOD < RXE > = "1")

(2) Mode 1 (7-bit UART Mode)

7-bit mode can be set by setting serial channel mode register SC0MOD <SM1,0> to "01".

In this mode, a parity bit can be added, and the addition of a parity bit can be enabled or disabled by serial channel control register SC0CR<PE>, and even parity or odd parity is selected by SC0CR < EVEN> when < PE> is set to "1" (enable).

Setting example: When transmitting data with the following format, the control registers should be set as described below.



(3) Mode 2 (8-bit UART Mode)

8-bit UART mode can be specified by setting SC0MOD<SM1,0> to "10". In this mode, parity bit can be added, the addition of a parity bit is enabled or disabled by SC0CR<PE>, and even parity or odd parity is selected by SC0CR<EVEN> when <PE> is set to "1" (enable).

Setting example: When receiving data with the following format, the control register should be set as described below.

```
start bit 0 1 2 3 4 5 6 7 odd parity stop

Direction of transmission (transmission rate: 9600 bps at fc = 12.288 MHz)

Clock Condition
System clock : High Frequency (fc)
clock gear : 1 (fc)
prescaler clock : f<sub>FPH</sub>
```

Main setting

```
7 6 5 4 3 2 1 0

P6CR ← - - - - - 0 - Select P61 (RxD) as the input pin.

SC0MOD ← - 0 1 X 1 0 0 1 Enable receiving in 8-bit UART mode.

SC0CR ← X 0 1 X X X 0 0 Add an odd parity.

BR0CR ← 0 X 0 1 0 1 0 1 Set transfer rate at 9600 bps.

TRUN ← 1 X - - - - - - Start the prescaler for the baud rate generator.

INTESO ← - - - 1 1 0 0 Enable INTTX0 interrupt and set interrupt level 4.
```

Interrupt processing

```
Acc ← SCOCR AND 00011100 Check for error.

if Acc ≠ 0 then ERROR

Acc ← SCOBUF Read the received data.

Note: X;don't care -;no change
```


(4) Mode 3 (9-bit UART Mode)

9-bit UART mode can be specified by setting SC0MOD<SM1,0> to "11". In this mode, parity bit cannot be added.

For transmission, the MSB (9th bit) is written in SC0MOD <TB8>, while in receiving it is stored in SC0CR<RB8>. For writing and reading the buffer, the MSB is read or written first then SC0BUF.

Wake-up function

In 9-bit UART mode, the wake-up function of slave controllers is enabled by setting SC0MOD<WU> to "1". The interrupt INTRX0 occurs only when <RB8> = 1.




Note: TxD pin of the slave controllers must be in open drain output mode.

Figure 3.9 (24) Serial Link Using Wake-Up Function

Protocol

- ① Select the 9-bit UART mode for the master and slave controllers.
- ② Set SC0MOD<WU> bit of each slave controller to "1" to enable data receiving.
- The master controller transmits one-frame data including the 8-bit select code for the slave controllers. The MSB (bit 8) < TB8 > is set to "1".




- ② Each slave controller receives the above frame, and clears WU bit to "0" if the above select code matches its own select code.
- ⑤ The master controller transmits data to the specified slave controller whose SC0MOD<WU> bit is cleared to "0". The MSB (bit 8)<TB8> is cleared to "0".



The other slave controllers (with the <WU> bit remaining at "1") ignore the receiving data because their MSBs (bit 8 or <RB8>) are set to "0" to disable the interrupt INTRX0.

The slave controllers (<WU>=0) can transmit data to the master controller, and it is possible to indicate the end of data receiving to the master controller by this transmission.

Setting example: To link two slave controllers serially with the master controller, and use the internal clock $\phi 1$ as the transfer clock.



Since serial channels 0 and 1 operate in exactly the same way, channel 0 is used for the purposes of explanation.

Setting the master controller

```
      Main

      P6CR ← - - - - - 0 1
      Select P60 as TxD0 pin and P61 as RxD0 pin.

      P6FC ← X X - X - X 1
      Enable INTTX0 and set the interrupt level 4.

      INTESO ← 1 1 0 0 1 1 0 1
      Enable INTRX0 and set the interrupt level 5.

      SC0MOD ← 1 0 1 0 1 1 1 0
      Set φ1 as the transmission clock in 9-bit UART mode.

      SC0BUF ← 0 0 0 0 0 0 0 1
      Set the select code for slave controller 1.
```

INTTX0 interrupt

```
SCOMOD ← 0 - - - - - - Sets TB8 to "0".

SCOBUF ← * * * * * * * * Set data for transmission.
```

Setting the slave controller 2

Main

INTRX0 interrupt

```
Acc \leftarrow SC0BUF
if Acc = Select code
Then SC0MOD \leftarrow - - - 0 - - - Clear < WU> to "0".
```

3.10 Serial Bus Interface (SBI)

The TMP93CS44 / S45 has a 1-channel serial bus interface which employs a clocked-synchronous 8-bit serial bus interface and an I²C bus.

The serial bus interface is connected to an external device through P33 (SDA) and P34 (SCL) in the I^2C bus mode; and through P32 (SCK), P33 (SO), and P34 (SI) in the clocked-synchronous 8-bit SIO mode.

Setting of every pins is as follows.

	ODE <ode34, 33=""></ode34,>	P3CR < P34C, P33C, P32C >	P3FC <p32m, p32f="" p33f,="" p34f,=""></p32m,>
I ² C Bus Mode	11	11X	X110
Clock synchronous 8-bit SIO Mode	xx	011 010	1111

X : Don't care

3.10.1 Configuration




Figure 3.10 (1) Serial Bus Interface (SBI)

3.10.2 Serial Bus Interface (SBI) Control

The following reginsters are used for control and operation status monitoring when using the serial bus interface (SBI).

- Serial bus interface control register 1 (SBICR1)
- Serial bus interface control register 2 (SBICR2)
- Serial bus interface control register 3 (SBICR3)
- Serial bus interface data buffer register (SBIDBR)
- I²C bus address register (I2CAR)
- Serial bus interface status register (SBISR)


The above registers differ depending on an mode to be used.

Refer to Section "3.10.4 I²C bus Mode Control" and "3.10.6 Clocked-synchronous 8-bit SIO Mode Control".


3.10.3 The Data Formats in the I²C Bus Mode

The data formats when using the TMP93CS44 / S45 in the I 2 C bus mode are shown below.


(a) Addressing format



(b) Addressing format (with restart)



(c) Free data format




(Notes) S: Start condition

R/W : Direction bit
ACK : Acknowledge bit
P : Stop condition

Figure 3.10 (2) Data format in the I²C Bus Mode

3.10.4 I²C Bus Mode Control


The following registers are used for control and operation status monitoring when using the serial bus interface (SBI) in the I²C bus mode.



Note 1: Set <BC2 to 0> to "000" before switching to a clock-synchronous 8-bit SIO mode.

Note 2: Refer to sentence of 3.10.4 (3) Serial Clock.

Figure 3.10 (3) - 1 Register for I²C Bus Mode




Note 1: This register functions as the SBISR by reading.

Note 2: Switch a mode to the port mode after confirming that the bus is free.

Switch a mode to the I²C bus mode and the clocked-synchronous 8-bit SIO mode after confirming that input signals via port are high level.

Figure 3.10 (3) - 2 Register for I²C Bus Mode



Note: Bits 7 to 2 of this register function as the SBICR2 by writing.

Figure 3.10 (3) - 3 Register for I²C Bus Mode

specification

Address recognition mode specification
 Slave address recognition
 Non slave address rcognition




Figure 3.10 (3) - 4 Registers for I²C Bus Mode

(1) Acknowledge mode specification

Set SBICR1 < ACK > to "1" for operation in the acknowledge mode. The TMP93CS44 / S45 generates an additional clock pulse for an acknowledge signal when operating in the master mode. In the transmitter mode during the clock pulse cycle, the SDA pin is released in order to receive the acknowledge signal from the receiver. In the receiver mode during the clock pulse cycle, the SDA pin is set to the low level in order to generate the acknowledge signal.

Set <ACK> to "0" for operation in the non-acknowledge mode. The TMP93CS44 / S45 does not generate a clock pulse for the acknowledge signal when operating in the master mode.

(2) Number of transfer bits

SBICR1<BC2 to 0> are used to select a number of bits for transmitting and receiving data.

Since <BC2 to 0> are cleared to "000" as a start condition, a slave address and direction bit transmissions are executed in 8 bits. Other than these, <BC2 to 0> retain a specified value.

(3) Serial clock

① Clock source

SBICR1 <SCK2 to 0> are used to select a maximum transfer frequency output on the SCL pin in the master mode.




Figure 3.10 (4) Clock Source

2 Clock synchronization

In the I²C bus mode, in order to wired-AND a bus, a master device which drives a clock line to low-level, in the first place, invalidates a clock pulse of another master device which generates a high-level clock pulse. The master device with a high-level clock pulse needs to detect the situation and implement the following procedure.

The TMP93CS44 / S45 has a clock synchronization function for normal data transfer even when more than one master exists on a bus.

The example explains clock synchronization procedures when two masters simultaneously exist on a bus.




Figure 3.10 (5) Clock Synchronization

As Master A drives the internal SCL output to the low level at point "a", the SCL line of the bus becomes the low level. After detecting this situation, Master B resets a counter of an own clock pulse and sets the internal SCL output to the low level.

Master A finishes counting low-level width of an own clock pulse at point "b" and sets the SCL pin to the high level. Since Master B holds the SCL line of the bus at the low level, Master A waits for counting high-level width of an own clock pulse. After Master B sets the internal SCL output to the high level at point "c" and Master A detects the SCL line of the bus at the high level and starts counting high-level of an own clock pulse.

The clock pulse on the bus is determinded by the master device with the shortest high-level period and the master device with the longest low-level width from among those master devices connected to the bus.

(4) Slave address and Address recognition mode specification

When the TMP93CS44 / S45 is used as a slave device, set the slave address (I2CAR <SA6 to 0>) and I2CAR <ALS>. Set <ALS> to "0" for the address recognition mode.

(5) Master/slave selection

Set SBICR2 <MST> to "1" for operating the TMP93CS44 / S45 as a master device. <MST> is cleared to "0" by the hardware after a stop condition on a bus is detected or arbitration is lost.

(6) Transmitter/receiver selection

Set SBICR2 <TRX> to "1" for operating the TMP93CS44 / S45 as a transmitter. Set <TRX> to "0" for operation as a receiver. When data with an addressing format is transferred in the slave mode, when a slave address with the same value that an I2CAR or the GENERAL CALL is received (all 8-bit data are "0" after the start condition), <TRX> is set to "1" by the hardware if the direction bit (R/W) sent from the master device is "1", and is set to "0" by the hardware if the bit is "0". In the master mode, after the acknowledge signal is returned from the slave device, <TRX> is set to "0" by the hardware if a transmitted direction bit is "1", and set to "1" by the hardware if it is "0". When the acknowledge signal is not returned, the current condition is maintained.

<TRX> is cleared to "0" by the hardware after the stop condition on the I²C bus is detected or arbitration is lost.

(7) Start/Stop Condition generation

When SBICR2 <BB> is "0", the start condition and 8-bit data are output by writing "1" to SBICR2 <MST, TRX, BB, PIN>. It is necessary to set "1" to SBICR1 < ACK > beforehand.




Figure 3.10 (6) Start Condition Generation and Slave Address Generation

When SBICR2 <BB> is "1", a sequence of generating the stop condition is started by writing "1" to <MST, TRX, PIN> and "0" to <BB>. Do not modify the contents of <MST, TRX, BB, PIN> until the stop condition is generated on a bus.




Figure 3.10 (7) Stop Condition Generation

The bus condition can be indicated by reading the contents of <BB>. <BB> is set to "1" when the start condition on a bus is detected, and is set to "0" when the stop condition is detected.

(8) Cancel interrupt service request

When the serial bus interrupt request (INTS2) occurs, SBICR2 <PIN > is set to "0". During the time that <PIN > is "0", the SCL pin is driven to the low level.

<PIN> is set to "0" when 1-word of data is transmitted or received. Either writing/reading data to/from the SBIDBR sets <PIN> to "1".

The time from $\langle PIN \rangle$ being set to "1" until the SCL pin is released takes t_{LOW} .

In the address recognition mode (I2CAR <ALS>=0), <PIN> is set to "0" when the received slave address is the same as the value set at the I2CAR or when the GENERAL CALL is received (all 8-bit data are "0" after the start condition). Although SBICR2 <PIN> can be set to "1" by the program, <PIN> is not set to "0" when "0" is written.

(9) Serial bus interface operation mode selection

SBICR2 <SBIM1, 0> is used to specify the serial bus interface operation mode. Set <SBIM1, 0> to "10" when used in the I²C bus mode after confirming that input signal via port is high level.

Switch a mode to port after making sure that a bus is free.

(10) Arbitration lost detection monitor

Since more than one master device can exist simultaneously on a bus in the I²C bus mode, a bus arbitration procedure is implemented in order to guarantee the contents of the transferred data.

A data on the SDA line is used for bus arbitration of the I²C bus.

The following shows an example of a bus arbitration procedure when two master devices exist simultaneously on a bus. Master A and Master B output the same data until point "a". After Master A outputs "L" and Master B "H", the SDA line of the bus is wire-AND and the SDA line is driven to the low level by Master A. When the SCL line of the bus is pulled up at point "b", the slave device reads data on the SDA line, that is, data in Master A. A data transmitted from Master B becomes invalid. The state in Master B is called "arbitration lost". B master device which loses arbitration releases the SDA pin in order not to effect data transmitted from other masters with arbitration. When more than one master sends the same data at the first word, arbitration occurs continuously after the second word.




Figure 3.10 (8) Arbitration Lost

The TMP93CS44 / S45 compares levels of the SDA line of the bus with those of the TMP93CS44 / S45 internal SDA output at the rising edge of the SCL line. If the levels are unmatched, arbitration is lost and SBISR < AL> is set to "1".

When <AL> is set to "1", <MST, TRX> are set to "0" and the mode is switched to the slave receiver mode. The TMP93CS44 / S45 generates the clock pulse until data is transmitted when <AL> is "1".

<AL> is set to "0" by writing/reading data to/from the SBIDBR or writing data to the SBICR2.




Figure 3.10 (9) Example of when TMP93CS44 / S45 is a Master device

(11) Slave address match detection monitor

SBISR <AAS> is set to "1" in the slave mode, in the address recognition mode (I2CAR <ALS>=0) when receiving the GENERAL CALL or the slave address with the same value that is set to the I2CAR. When <ALS> is "1", <AAS> is set to "1" after receiving the first 1-word of data. <AAS> is set to "0" by writing/reading data to/from a data buffer register.

(12) GENERAL CALL detection monitor

SBISR<AD0> is set to "1" in the slave mode, when the GENERAL CALL is received (all 8-bit data are "0" after the start condition). <AD0> is set to "0" when the start or stop condition is detected on a bus.

(13) Last received bit monitor

The SDA line value stored at the rising edge of the SCL line is sent to SBISR <LRB>. In the acknowledge mode, immediately after the INTS2 interrupt request is generated, the acknowledge signal is read by reading the contents of <LRB>.

(14) Software Reset Function

Software reset function is used to initialize the SBI which is rocked by external noise, etc. When SBICR3 <SWRST> is set to "1", the internal reset signal pulse is generated and inputted into the SBI circuit.

All command registers and state registers are initialized to initial values. <SWRST> is automatically set to "0" after the SBI circuit is initialized.

(15) Serial Bus Interface Data Buffer Register (SBIDBR)

The SBIDBR register can read out the receiving data and write the sending data.

After the start condition generated in the master mode, set the slave address and the direction bit in this register.

(16) I²C BUS Address Register (I2CAR)

I2CAR<SA6 to 0> sets the slave address when the TMP93CS44/S45 are operated as the slave devices. Setting I2CAR<ALS>="0", the slave address output from master device is recognized, and the data format is changed to the addressing format. Setting I2CAR<ALS>="1", the slave address is not recognized, and the data format is changed to the free data format.

3.10.5 Data Transfer in I²C Bus Mode

(1) Device Initialization

First, set SBICR1 < ACK, SCK2 to 0>. Specify "0" to bits 7 to 5 and 3 in the SBICR1. Set the slave address < SA6 to 0> and < ALS> to I2CAR (< ALS> = 0 when the addressing format).

Subsequently, set "0" to <MST, TRX, BB>; "1" to <PIN>; "10" to <SBIM1, 0>; and "0" to bits 0 and 1 in the SBICR2. The slave receiver mode is set.

(2) Start Condition and Slave Address Generation

① In cace of the master mode

In case of the master mode, the start condition and the slave address are generated according to the following procedures.

First, confirm a bus free status (when $\langle BB \rangle = 0$).

Set < ACK > to "1" and specify the slave address and the direction bit to be transmitted to the SBIDBR.

When <BB> is "0" and SBICR2<MST, TRX, BB, PIN> is "1111", the start condition is generated. Subsequently, nine clocks are output from the SCL pin. Eight clocks output the slave address which is set in the SBIDBR and the direction bit. The SDA line is released at the ninth clock and the acknowledge signal is received. The INTS2 interrupt request occurs at the ninth falling edge of the SCL clock cycle, and <PIN> is "0". The SCL pin is driven to the low level while <PIN> is "0. When an interrupt request occurs, <TRX> changes according to the direction bit only when an acknowledge signal is returned from the slave device.

② In case of the slave mode

In case of the slave mode, the start condition and the slave address are received.

After the start condition output from the master device is received, the slave address and the direction bit are received at the eighth clock. When the GENERAL CALL or the same address as the slave address set in I2CAR is received, the SDA line of the bus is set to the low level in the ninth clock, and the acknowledge signal is output.

At the falling edge of the ninth clock, the INTS2 interrupt request is generated and <PIN> is set to "0". Operating the slave mode, the SCL line is set to the low level during <PIN>="0". Only when the acknowledge signal is returned from the slave device, <TRX> is changed by the INTS2 interrupt request according to the receiving direction bit.




Figure 3.10 (10) Start Condition Generation and Slave Address Transfer

(3) 1-word Data Transfer

Test <MST> by the INTS2 interrupt process after a 1-word data transfer is completed, and determine whether the mode is a master or slave.

① When <MST> is "1" (Master mode)

Test <TRX > and determine whether the mode is a transmitter or receiver.

When <TRX > is "1" (Transmitter mode)

Check SBISR <LRB>. When <LRB> is "1", a receiver does not request data. Implement the process to generate the stop condition (described later) and terminate data transfer.

When <LRB> is "0", the receiver requests new data. When the next transmitted data is 8-bits, write it to the SBIDBR. When the next transmitted data is other than 8 bits, set SBICR <BC2 to 0>, set <ACK> to "1", and write the transmitted data to the SBIDBR. After writing the data, <PIN> becomes "1", the serial clock pulse is generated for transferring a new 1-word of data from the SCL pin, and then the 1-word data is transmitted. After the data is transmitted, the INTS2 interrupt request occurs. <PIN> becomes "0" and the SCL pin is set to the low level. If the data to be transferred is more than one word in length, repeat the procedures from <LRB> test mentioned above.




Figure 3.10 (11) Example of when $\langle BC2 \text{ to } 0 \rangle = "000", \langle ACK \rangle = "1"$ (Transmitter mode)

When <TRX > is "0" (Receiver mode)

When the next transmitted data is 8 bits, write the transmitted data to the SBIDBR. When the next transmitted data is other than 8 bits, set SBICR1<BC2 to 0> again. Set <ACK> to "1" and read the received data from the SBIDBR to release the SCL line. The read data is undefined immediately after the slave address is set.) After the data is read, <PIN> becomes "1". The TMP93CS44/S45 outputs the serial clock pulse to the SCL pin to transfer new 1-word of data and sets the SDA pin to "0", when the acknowledge signal is set to low level at the final bit.

The INTS2 interrupt request then occurs and <PIN> becomes "0". The SCL pin is set to the low level. The TMP93CS44/S45 outputs a clock pulse for 1-word of data transfer and the acknowledge signal each time that received data is read from the SBIDBR.




Figure 3.10 (12) Example of when $\langle BC2 \text{ to } 0 \rangle = "000", \langle ACK \rangle = "1"$ (Receiver mode)

In order to terminate the transmitting data to the transmitter, set <ACK> to "0" before reading data which is 1 word before the last data to be received. The last data does not generate a clock pulse for the acknowledge signal. After the data is transmitted and an interrupt request has occurred, set <BC2 to 0> to "001" and read the data. The TMP93CS44/S45 generates a clock pulse for a 1-bit data transfer. Since the master device is a receiver, the SDA line of the bus keeps the high level. The transmitter receives the high-level signal as the ACK signal. The receiver indicates to the transmitter that data transfer is complete.

After 1-bit data is received and the interrupt request has occurred, the TMP93CS44/S45 generates the stop condition and terminates data transfer.




Figure 3.10 (13) Termination of data transfer in master receiver mode

② When < MST> is "0" (Slave mode)

In the slave mode, an INTS2 interrupt request occurs at the following timings.

- When receiving the slave address set in the I2CAR of the TMP93CS44/S45 or the GENERAL CALL
- When data transfer is complete after the slave address or the GENERAL CALL is received

In the master mode, the TMP93CS44/S45 operates in the slave mode if the arbitration lost is detected. The INTS2 interrupt request occurs when word data transfer terminates after losing arbitration. When the INTS2 interrupt request occurs, SBICR2<PIN> is set to"0", and the SCL pin is driven to the low level. Either reading/writing from/to the SBIDBR or setting<PIN> to "1" releases the SCL pin after taking t_{LOW} time.

In the slave mode, the TMP93CS44/S45 operates either in the normal slave mode or in the slave mode after losing arbitration.

The TMP93CS44/S45 tests SBISR<AL>, <TRX>, <AAS> and <AD0> and implements processes according to the conditions listed in the next table.

Table 3.10 (1) Operation in the Slave Mode

<trx></trx>	<al></al>	<aas></aas>	<ad0></ad0>	Conditions	Process
1	1	1	0	The TMP93CS44/S45 loses arbitration when transmitting a slave address and receives a slave address of which the direction bit sent from another master is "1".	Set the number of bits in 1 word to <bc2 0="" to=""> and write transmitted data to the SBIDBR.</bc2>
	0	1	0	In the slave receiver mode, the TMP93CS44/S45 receives a slave address of which the direction bit sent from the master is "1".	
		0	0	In the slave transmitter mode, 1-word data is transmitted.	Check < LRB >. If < LRB > is set to "1", set < PIN > to "1" since the receiver does not request next data. Then, clear < TRX > to "0" release the bus. If < LRB > is set to "0", set the number of bits in a word to < BC2 to 0 > and write transmitted data to the SBIDBR since the receiver requests next data.
0	1	1	1/0	The TMP93CS44/S45 loses arbitration when transmitting a slave address and receives a slave address or GENERAL CALL of which the direction bit sent from another master is "0".	Read the SBIDBR for setting <pin> to "1" (reading dummy data) or write "1" to <pin>.</pin></pin>
		0	0	The TMP93CS44/S45 loses arbitration when transmitting a slave address or data and terminates transferring word data.	
	0	1	1/0	In the slave receiver mode, the TMP93CS44/S45 receives a slave address or GENERAL CALL of which the direction bit sent from the master is "0".	
		0	1/0	In the slave receiver mode, the TMP93CS44/S45 terminates receiving of 1-word data.	Set the number of bits in a word to <bc2 0="" to=""> and read received data from the SBIDBR.</bc2>

(4) Stop Condition Generation

When SBISR <BB> is "1", a sequence of generating a stop condition is started by writing "1" to SBICR2 <MST, TRX, PIN>, and "0" to <BB>. Do not modify the contents of <MST, TRX, BB, PIN> until the stop condition is generated on the bus. When the SCL line of the bus is driver by other device, the TMP93CS44 / S45 generates the stop condition at rising of SDA pin after the SCL line is released.





Figure 3.10 (14) Stop Condition Generation

(5) Restart

Restart is used to change the direction of data transfer between the master device and the slave device during transferring data. The following explains how to restart when the TMP93CS44 / S45 is in the master mode.

Specify "0" to SBICR2 <MST, TRX, BB> and "1" to SBICR2 <PIN> and release the bus. The SDA pin retains the high level and the SCL pin is released. Since the stop condition is not generated on the bus, the other devices acknowledges the bus to be in a busy state. Check SBISR <BB> until it becomes "0" to confirm that the SCL pin of the TMP93CS44 / S45 is released. Check SBISR <LRB> until it becomes "1" to confirm that the SCL line of the bus is not driven to the low level by other devices. After confirming that the bus stays in a free state, generate the start condition with procedure 3.10.4 (2).


In order to meet setup time to restart, it is necessary to take the waiting time at least 4.7 μ s from the time of restarting to confirm that the bus is free until the time to generate the start condition, which is set by software.



SBIDBR (004CH) Prohibit readmodifywrite

3.10.6 Clock-synchronous 8-bit SIO Mode Control

The following registers are used for control and operation status monitoring when using the serial bus interface (SBI) in the clock-synchronous 8-bit SIO mode.



Note: Set <SIO > to "0" and <SIOINH > to "1" when setting the transfer mode and the serial clock.

				Serial	Bus	s Inter	tace	e Data	Bu	tter R	egis	ter		
		7		6		5		4		3		2	1	0
	bit Symbol	DB7		DB6		DB5		DB4		DB3		DB2	DB1	DB0
'	Read/Write		R (receive) / W (send)											
	After reset					·		Und	defin	ned			·	

Figure 3.10 (16) - 1 Registers for SIO Mode

			Serial	Bus Interf	face Cont	trol Regist	er 2			_
		7	6	5	4	3	2	1	0	
SBICR2	bit Symbol	_	_	_	-	SBIM1	SBIM0	-	-	
(004EH)	Read/Write					V	V			
	After reset	0	0	0	1	0	0	0	0	
Prohibit read- modify- write	Function					Serial bus i operation selection 00: Port m 01: SIO mo 10: I ² C bus 11: (reserv	mode ode ode mode			
						Serial	r bus interfa	ce operatio	on mode sel	ection
						00 P 01 S 10 I ²		erial bus in		put disable)
			Seria	al Bus Inte	rface Sta	tus Regist	er			1
CDICD		7	Seria 6	al Bus Inte	rface Sta	tus Regist 3	er 2	1	0]
SBISR	bit Symbol	7 –	:	:	:	:		1 –	0 –	
SBISR (004EH)	bit Symbol Read/Write		6	5	4	3	2 SEF		:	
			6	5	4	3 SIOF F	2 SEF R		:	
	Read/Write	-	6	5	4	3 SIOF 0 Serial tarnsfer operating	SEF O shift operating	-	-	
(004EH) Prohibit read-modify-	Read/Write After reset	-	6	5	4	3 SIOF 0 Serial tarnsfer operating status monitor	2 SEF 0 shift operating status monitor t operating	0 status mon	- 0	
(004EH) Prohibit read-modify-	Read/Write After reset	-	6	5	4	3 SIOF 0 Serial tarnsfer operating status monitor	SEF 0 shift operating status monitor t operating Shift oper	0	- 0 itor inated	
(004EH) Prohibit read-modify-	Read/Write After reset	-	6	5	4	SIOF O Serial tarnsfer operating status monitor Sift O 1	SEF O shift operating status monitor t operating Shift oper Shift oper	0 status mon ation termi	- 0	itor

Figure 3.10 (3) - 2 Registers for SIO Mode

(1) Serial Clock

① Clock source

SBICR1<SCK2 to 0> are used to select the following functions.

Internal Clock

In the internal clock mode, any of seven frequencies can be selected. The serial clock is output to the outside on the SCK pin. The SCK pin becomes a high level when data transfer starts. When writing (in the transmit mode) or reading (in the receive mode) data cannot follow the serial clock rate, an automatic-wait function is executed to stop the serial clock automatically and hold the next shift operation until reading or writing is complete.




Figure 3.10 (17) Automatic-wait Function

External clock (<SCK 2 to 0> ="111")

An external clock supplied to the SCK pin is used as the serial clock. In order to ensure shift operation, a pulse width of at least 4 machine cycles is required for both high and low levels in the serial clock. The maximum data transfer frequency is 625kHz (at fc=20MHz).




Figure 3.10 (18) External Clock

2 Shift edge

The leading edge is used to transmit data, and the trailing edge is used to receive data.

Leading edge shift

Data is shifted on the leading edge of the serial clock (at the falling edge of the SCK pin input/output).

Trailing edge shift

Data is shifted on the trailing edge of the serial clock (at the rising edge of the SCK pin input/output).




Figure 3.10 (19) Shift Edge

(2) Transfer mode

SBICR1 <SIOM1, 0> are used to select a transmit, receive, or transmit/receive mode.

① 8-bit transmit mode

Set a control register to a transmit mode and write data to the SBIDBR.

After the data is written, set SBICR1 <SIOS> to "1" to start data transfer. The transmitted data is transferred from the SBIDBR to the shift register and output to the SO pin in synchronous with the serial clock, starting from the least significant bit (LSB). When the data is transferred to the shift register, the SBIDBR becomes empty. The INTS2 (buffer empty) interrupt request is generated to request new data.

When the internal clock is used, the serial clock will stop and automatic-wait function will be initiated if new data is not loaded to the data buffer register after the specified 8-bit data is transmitted. When new data is written, automatic-wait function is canceled.

When the external clock is used, data should be written to the SBIDBR before new data is shifted. The transfer speed is determined by the maximum delay time between the time when an interrupt request is generated and the time when data is written to the SBIDBR by the interrupt service program.

When the transmit is started, after SBISR < SIOF > goes "1" the same value as the final bit of the last data is output until the falling edge of the SCK.

Transmitting data is ended by clearing <SIOS> to "0" with the buffer empty interrupt service program or setting SBICR1 <SIOINH> to "1". When <SIOS> is cleared, the transmitted mode ends when all data is output. In order to confirm if data is surely transmitted by the program, set <SIOF> to be sensed. <SIOF> is cleared to "0" when transmitting is complete. When <SIOINH> is set to "1", transmitting data stops. <SIOF> turns "0".

When the external clock is used, it is also necessary to clear <SIOS> to "0" before new data is shifted; otherwise, dummy data is transmitted and operation ends.




Figure 3.10 (20) Transfer Mode

Example: Program to stop transmitting data (when external clock is used)

STEST1: BIT SEF, (SBISR); If $\langle SEF \rangle = 1$ then loop

JR NZ, STEST1

STEST2: BIT 2, (P3); If SCK=0 then loop

JR Z, STEST2

LD (SBICR1), 00000111B ; $\langle SIOS \rangle \leftarrow 0$




Figure 3.10 (21) Transmitted Data Hold Time at end of transmit

2 8-bit Receive Mode

Set the control register to a receive mode and SBICR1 <SIOS> to "1" for switching to the receive mode. Data is received from the SI pin to the shift register in synchronous with the serial clock, starting from the least significant bit (LSB). When the 8-bit data is received, the data is transferred from the shift register to the SBIDBR. The INTS2 (buffer full) interrupt request is generated to request to read the received data. The data is then read from the SBIDBR by the interrupt service program.

When the internal clock is used, the serial clock will stop and automatic-wait function will be initiated until the received data is read from the SBIDBR.

When the external clock is used, since shift operation is synchronized with the clock pulse provided externally, the received data should be read from the SBIDBR before next serial clock input. If the received data is not read, further data to be received is canceled. The maximum transfer speed when the external clock is used is determined by the delay time between the time when an interrupt request is generated and the time when received data is read.

Receiving data is ended by clearing <SIOS> to "0" with the buffer full interrupt service program or setting SBICR1 <SIOINH> to "1". When <SIOS> is cleared, received data is transferred to the SBIDBR in complete blocks. The received mode ends when the transfer is complete. In order to confirm if data is surely received by the program, set SBISR <SIOF> to be sensed. <SIOF> is cleared to "0" when receiving is complete. After confirming that receiving has ended, the last data is read. When <SIOINH> is set to "1", receiving data stops. <SIOF> turns "0" (the received data becomes invalid, therefore no need to read it).

Note: When the transfer mode is switched, the SBIDBR contents are lost. In case that the mode needs to be switched, receiving data is concluded by clearing <SIOS> to "0", read the last data, and then switch the mode.




Figure 3.10 (22) Receive Mode (Example: Internal clock)

3 8-bit Transmit/Receive Mode

Set a control register to a transmit/receive mode and write data to the SBIDBR. After the data is written, set SBICR1 < SIOS > to "1" to start transmitting/receiving. When transmitting, the data is output from the SO pin on the leading edges in synchronous with the serial clock, starting from the least significant bit (LSB). When receiving, the data is input to the SI pin on the trailing edges of the serial clock. The 8-bit data is transferred from the shift register to the SBIDBR, and the INTS2 interrupt request occurs. The interrupt service program reads the received data from the data buffer register and writes data to be transmitted. The SBIDBR is used for both transmitting and receiving. Transmitted data should always be written after received data is read.

When the internal clock is used, automatic-wait function is initiated until received data is read and next data is written.

When the external clock is used, since the shift operation is synchronized with the external clock, received data is read and transmitted data is written before new shift operation is executed. The maximum transfer speed when the external clock is used is determined by the delay time between the time when an interrupt request is generated and the time when received data is read and transmitted data is written.

When the transmit is started, after SBISR <SIOF> "1" output from the SO pin holds final bit of last data until falling edge of the SCK.

Transmitting/receiving data is ended by clearing SIOS> to "0" by the INTS2 interrupt service program or setting SBICR1 < SIOINH> to "1". When < SIOS> is cleared, received data is transferred to the SBIDBR in complete blocks. The transmit/receive mode ends when the transfer is complete. In order to confirm if data is surely transmitted/received by the program, set SBISR < SIOF> to be sensed. < SIOF> becomes "0" after transmitting/receiving is complete. When < SIOINH> is set, transmitting/receiving data stops. < SIOF> turns "0".

Note: When the transfer mode is switched, the SBIDBR contents are lost. In case that the mode needs to be switched, transmitting/receiving data is concluded by clearing <SIOS> to "0", read the last data, and then switch the transfer mode.




Figure 3.10 (23) Transmit/Receive Mode (Example: Internal clock)




Figure 3.10 (24) Transmitted Data Hold Time at end of transmit/receive

3.11 Analog/Digital Converter

TMP93CS44 / S45 incorporate a high-speed, high-precision 10-bit analog/digital converter (A/D converter) with 8-channel analog input.

Figure 3.11 (1) is a block diagram of the A/D converter. The 8-channel analog input pins (AN0 to AN7) are also used as input-only Port5 and can be also used as input ports.




Figure 3.11 (1) Block Diagram of A/D Converter

- Note 1: When the power supply current is reduced in IDLE2, IDLE1, STOP mode, there is possible to set a standby enabling the internal comparator due to a timing. Stop operation of A/D converter before execution of "HALT" instruction.
- Note 2: In regard to the lowest operation frequency $\text{The operation of A/D converter is guaranteed with clock of } f_{FPH} \geq 4 \text{ MHz (used fc clock)}. \text{ Is not guaranteed with fs clock.}$

3.11.1 Analog/Digital Converter Registers

A/D converter is controlled by two A/D mode control registers (ADMOD0 and ADMOD1). A/D conversion result is stored in eight A/D conversion result registers (ADREG04H/L, ADREG15H/L, ADREG26H/L, ADREG37H/L).





Figure 3.11 (2) - 1 Register for A/D Converter



(Note) As the AN3 and the \overline{ADTRG} are the same pin, <ADCH2 to 0> = "011" can't be set when <ADTRGE> is set to 1 and \overline{ADTRG} is used.

Figure 3.11 (2) - 2 Register for A/D Converter




Figure 3.11 (2) - 3 Registers for A/D Converter

is stored. Reading either the ADREGXH or the ADREGXL

registers clears <ADRXRF> to "0".




Figure 3.11 (2) - 4 Registers for A/D Converter

result is stored. Reading either the ADREGXH or the ADREGXL registers clears <ADRXRF> to "0".

3.11.2 Operation

(1) Analog Reference Voltage

High analog reference voltage is applied to the VREFH pin, and low analog reference voltage is applied to the VREFL pin. The voltage between VREFH and VREFL is divided into 1024 increments using a string resistor. A/D conversion is based on comparing the analog input voltage with these reference voltage increments.

To turn the switch between VREFH and VREFL off, write "0" to the ADMOD1 < VREFON > bit.

To start A/D conversion when the switch is off, first write "1" to $\langle VREFON \rangle$. After that, wait at 3 μs long enough to get the stabilized oscillation, write "1" to ADMOD0 $\langle ADS \rangle$.

(2) Selecting Analog Input Channels

The procedure for selecting analog input channels depends on the operating mode of the A/D converter.

- When analog input channel is used to fix (ADMOD0 < SCAN >= "0")
 To set ADMOD1 < ADCH2 to 0 >, selecting one channel from analog input pins AN0 to AN7.
- When analog input channel is used to scan (ADMOD0 < SCAN > = "1")

 To set ADMOD1 < ADCH2 to 0 > , selecting one channel from 8 scan mode.

Table 3.11 (1) shows the analog input channel selection each operating mode.

A reset initializes ADMOD0<SCAN> to "0" and ADMOD1<ADCH2 to 0> to "000", selecting pin AN0 for the A/D converter input.

The pins not used as analog input channels can be used as general-purpose input ports (P5).

Table 3.11 (1) Analog Input Channel Selection

	,	
<adch2 0="" to=""></adch2>	Fixed Channel	Channel Scan
ADCH2 to 02	<scan> = 0</scan>	<scan> = 1</scan>
000	AN0	AN0
001	AN1	AN0→AN1
010	AN2	AN0→AN1→AN2
011	AN3	AN0→AN1→AN2→AN3
100	AN4	AN4
101	AN5	AN4→AN5
110	AN6	AN4→AN5→AN6
111	AN7	AN4→AN5→AN6→AN7

(3) Starting A/D Conversion

A/D conversion starts when ADMOD0<ADS> to "1", or ADMOD1<ADTRGE> is set to "1" and the falling edge is input through ADTRG pin.

When A/D conversion starts, A/D conversion busy flag ADMOD0<ADBF>is set to "1", indicating A/D conversion is in progress.

Writing "1" to <ADS> while conversion is in progress restarts the conversion. Check the conversion result stored flag ADREGxxL<ADRxRF> to determine whether the A/D conversion data are valid at this time.

Inputting the falling edge to the ADTRG pin while conversion is in progress is invalid.

(4) A/D Conversion Modes and Completion Interrupt

Follow the four A/D conversion modes are supported.

- Fixed channel single conversion mode
- Channel scan single conversion mode
- Fixed channel repeat conversion mode
- Channel scan repeat conversion mode

A/D conversion mode can selected by setting A/D Mode Control Register ADMOD0 <REPET, SCAN>.

When A/D conversion end, A/D conversion completion interrupt INTAD request occurs. And the ADMOD0<EOCF> flag is set to "1" to indicate that A/D conversion has completed.

1) Fixed Channel Single Conversion Mode

Fixed channel single conversion mode can be specified by setting ADMOD0 <REPET, SCAN > to "00".

In this mode, conversion of the specified single channel is executed once only. After conversion is completed, ADMOD0 < EOCF > is set to "1", ADMOD0 < ADBF > is cleared to "0" and occurs INTAD interrupt request.

② Channel Scan Single Conversion Mode

Channel scan single conversion mode can be specified by setting ADMOD0 <REPET, SCAN > to "01".

In this mode, conversion of the specified channel are executed once only. After conversion is completed, ADMOD0<EOCF> is set to "1", ADMOD0<ADBF> is cleared to "0" and occurs INTAD interrupt request.

③ Fixed Channel Repeat Conversion Mode

Fixed channel repeat conversion mode can be specified by setting ADMOD0 <REPET, SCAN > to "10".

In this mode, conversion of the specified single channel is executed repeatedly. After conversion is completed, ADMODO < EOCF > is set to "1", ADMODO < ADBF > remains "1" not changed to "0". The timing of INTAD interrupt request can selected by setting of ADMODO < ITMO >.

When <ITM0> is set to "0", interrupt request occurs after every conversion.

When <ITM0> is set to "1", interrupt request occurs after every fourth conversion.

Channel Scan Repeat Conversion Mode

Channel scan repeat conversion mode can be specified by setting ADMOD0 <REPET, SCAN > to "11".

In this mode, specified channels are converted repeatedly. After every scan convert completion, ADMOD0 < EOCF > is set to "1" and INTAD interrupt request occurs. ADMOD0 < ADBF > remains "1", not changed to "0".

To stop the repeat conversion mode (③ and ④ modes), write "0" to ADMOD0<REPET>. After the current conversion is completed, repeat conversion mode is terminated, and ADMOD0<ADBF> is cleared to "0".

If the device enters the IDLE2, IDLE1 or STOP modes during A/D conversion, the conversion halt immediately. After the halt mode is released, A/D conversion restarts from the beginning in repeat conversion mode (③ and ④), it does not restart in single conversion mode (① and ②).

Table 3.11 (2) shows the relations between A/D conversion modes and interrupt request.

Table 3.11 (2) Relation between A/D Conversion Modes and Interrupt Request

Mode	Interrupt Request		ADMOD0	
iviode	Timing	<itm0></itm0>	<repet></repet>	<scan></scan>
Fixed channel single conversion mode	After conversion	x	0	0
Channel scan single conversion mode	After conversion	х	0	1
Fixed channel repeat conversion mode (Every conversion)	After every conversion	0	1	0
Fixed channel repeat conversion mode (Every fourth conversion)	After every fourth conversion	1	l I	J
Channel scan repeat conversion mode	After every scan conversion	х	1	1

X: Don't Care

(5) A/D Conversion Time

140 states (14 μ s at fc = 20 MHz) are required for A/D conversion of one channel.

(6) Storing and Reading the A/D Conversion Result

A/D conversion results are stored in A/D conversion result registers high/low (ADREG04H/L to ADREG37H/L). These registers are read only.

In fixed channel repeat conversion mode, A/D conversion results are stored in order from ADREG04H/L to ADREG37H/L. Except in this mode, A/D conversion results for channel AN0 and AN4, AN1 and AN5, AN2 and AN6, AN3 and AN7 are stored severally ADREG04H/L, ADREG15H/L, ADREG26H/L, ADREG37H/L.

Table 3.11 (3) shows correspondence between analog input channels and A/D conversion result registers.

Table 3.11 (3) Correspondence Between Analog Input Channels and A/D Conversion Result Registers

Analog Input

Ana

	A/D Conversion	Result Registers
Analog Input Channel (port 5)	Conversion Modes Except Right	Fixed Channel Repeat Conversion Mode (Every fourth conversion)
AN0	ADREG04H/L	
AN1	ADREG15H/L	ADREG04H/L ≪
AN2	ADREG26H/L	
AN3	ADREG37H/L	ABREGISTIZE J.
AN4	ADREG04H/L	ADREG26H/L
AN5	ADREG15H/L	↓
AN6	ADREG26H/L	ADREĞ37H/L——
AN7	ADREG37H/L	

A/D conversion result registers bit "0" is A/D conversion result stored flag <ADRxRF>. The flag shows that whether those registers are read or not. When A/D conversion results are stored in those registers (ADREGxH or ADREGxL), this flag is set to "1". When each register is read, this flag is cleared to "0", and A/D conversion end flag ADMOD0<EOCF> is also cleared to "0".

Setting example:

① This example converts the analog input voltage at the AN3 pin. The INTAD interrupt routine writes the result to memory address 0800H.

Main routine setting:

```
7 6 5 4 3 2 1 0
```

```
      INTE0AD ← 0 0 0 0 1 1 0 0
      Enables INTAD and sets level 4.

      ADMOD1 ← 1 X X X 0 0 1 1
      Sets analog input channel to AN3.

      ADMOD0 ← X X 0 0 0 0 1
      Starts A/D conversion in fixed channel single conversion mode.
```

Example of interrupt routine processing:

```
WA ← ADREG37 Reads ADREG37L and ADREG37H values and writes them to WA (16 bits).

WA >> 6 Shifts right WA six times and zero-fills the upper bits.

(0800H) ← WA Writes contents of WA to memory address 0800H.
```

② This example repeatedly converts the analog input voltages at pins AN0 to AN2, using channel scan repeat conversion mode.

3.12 Watchdog Timer (Runaway Detecting Timer)

TMP93CS44 / S45 contain a watchdog timer of Runaway detecting.

The watchdog timer (WDT) is used to return the CPU to the normal state when it detects that the CPU has started to malfunction (runaway) due to causes such as noise. When the watchdog timer detects a malfunction, it generates a non-maskable interrupt INTWD to notify the CPU of the malfunction.

Connecting the watchdog timer output to the reset pin internally forces a reset.

This watchdog timer consists of 7-stage and 15-stage binary counters.

These binary counters are also used as a warm-up timer for the internal oscillator stabilization. This is used for releasing the STOP and before changing system clock.

3.12.1 Configuration

Figure 3.12 (1) shows the block diagram of the watchdog timer (WDT).




Figure 3.12 (1) Block Diagram of Watchdog Timer / Warm-up Timer

The watchdog timer consists of 7-stage and 15-stage binary counters which use System clock (f_{SYS}) as the input clock. The 15-stage binary counter has $f_{SYS}/2^{15}$, $f_{SYS}/2^{17}$, $f_{SYS}/2^{19}$ and $f_{SYS}/2^{21}$ output. Selecting one of the outputs with the WDMOD<WDTP1, 0> register generates a watchdog interrupt and outputs watchdog timer out when an overflow occurs. The binary counter for the watchdog timer should be cleared to "0" with runaway detecting result software (instruction) before an interrupt occurs.

(Example)

LDW (WDMOD), B100H; disable

LD (WDCR), 4EH; write clear code SET 7, (WDMOD); enable again

The runaway detecting result can also be connected to the reset pin internally. In this case, the watchdog timer resets itself.




Figure 3.12 (2) Normal Mode




Figure 3.12 (3) Reset Mode

For warm-up counter, 2^7 and 2^9 output of 15-stage binary counter can be selected using WDMOD<WARM> register. When a stable-external oscillator is used, shorter warm-up time is available using T45CR<QCU> register. When <QCU>=1, counting value 2^7 is selected.

When the watchdog timer is in operation, this shorter warm-up time function cannot be available. This function can be available by setting <QCU>=0.

3.12.2 Control Registers

Watchdog timer WDT is controlled by two control registers WDMOD and WDCR.

- (1) Watchdog Timer Mode Register (WDMOD)
 - ① Setting the detecting time of watchdog timer <WDTP>

This 2-bit register is used to set the watchdog timer interrupt time for detecting the runaway. This register is initialized to WDMOD<WDTP1, 0>=00 when reset.

The defecting time of WDT is shown Table 3.12. (1).

② Watchdog timer enable/disable control register < WDTE >

When reset, WDMOD < WDTE > is initialized to "1" enable the watchdog timer. To disable, it is necessary to set this bit to "0" and write the disable code (B1H) in the watchdog timer control register WDCR. This makes it difficult for the watchdog timer to be disabled by runaway.

However, it is possible to return from the disable state to enable state by merely setting <WDTE > to "1".

③ Watchdog timer out reset connection < RESCR >

This register is used to connect the output of the watchdog timer with \overline{RESET} terminal, internally. Since WDMOD<RESCR>is initialized to 0 at reset, a reset by the watchdog timer will not be performed.

(2) Watchdog Timer Control Register (WDCR)

This register is used to disable and clear of binary counter the watchdog timer function.

• Disable control

By writting the disable code (B1H) in this WDCR register after clearing WDMOD<WDTE> to "0", the watchdog timer can be disabled.


• Enable control

Set WDMOD < WDTE > to "1".

Watchdog timer clear control


The binary counter can be cleared and resume counting by writing clear code (4EH) into the WDCR register.

WDCR \leftarrow 0 1 0 0 1 1 1 0 Write the clear code (4EH).



Note: When the watchdog timer is in opelation, T45CR < QCU > set to "0".

Figure 3.12 (4) Watchdog Timer Mode Register



(Note) When the watchdog timer is in operation, T45CR < QCU > is set to "0".

Figure 3.12 (5) Watchdog Timer Control Register

Table 3.12 (1) Watchdog Timer Detecting Time

at fc = 20 MHz, fs = 32.768 kHz

System clock		\	Watchdog Timer Detecting Time							
selection	Gear value	WDMOD <wdtp1, 0=""></wdtp1,>								
<sysck></sysck>		00	01	10	11					
1 (fs)	XXX (Don't care)	2.000 s	8.000 s	32.000 s	128.000 s					
	000 (fc)	3.277 ms	13.107 ms	52.429 ms	209.715 ms					
	001 (^{fc} / ₂)	6.554 ms	26.214 ms	104.858 ms	419.430 ms					
0 (fc)	010 (^{fc} / ₄)	13.107 ms	52.429 ms	209.715 ms	838.861 ms					
	011 (^{fc} /8)	26.214 ms	104.858 ms	419.430 ms	1.678 s					
	100 (^{fc} / ₁₆)	52.429 ms	209.715 ms	838.861 ms	3.355 s					

3.12.3 Operation

The watchdog timer generates interrupt INTWD after the detecting time set in the WDMOD<WDTP1, 0>. The watchdog timer must be zero-cleared by software before an INTWD interrupt is generated. If the CPU malfunctions (runaway) due to causes such as noise, but does not execute the instruction used to clear the binary counter, the binary counter overflows and an INTWD interrupt is generated. The CPU detects malfunction (runaway) due to the INTWD Interrupt and it is possible to return to normal operation by an anti-mulfunction program. By connecting the watchdog timer out pin to peripheral devices' resets, a CPU malfunction can also be acknowledged to other devices.

The watchdog timer restarts operation immediately after resetting is released.

The watchdog timer stops its operation in the IDLE1 and STOP modes. In the RUN mode, the watchdog timer is enabled.

However, the function can be disabled when entering the RUN, IDLE2 mode.

Example: ① Clear the binary counter

WDCR ← 0 1 0 0 1 1 1 0 Write clear code (4EH).

② Set the watchdog timer detecting time to $2^{17}/f_{SYS}$

```
WDMOD \leftarrow 1 0 1 - - - X X
```

3 Disable the watchdog timer.

```
WDMOD \leftarrow 0 - - - - X X Clear WDTE to "0". WDCR \leftarrow 1 0 1 1 0 0 0 1 Write disable code (B1H).
```

4 Set IDLE1 mode.

(5) Set the STOP mode (warming up time: $2^{16}/f_{SYS}$)

```
WDMOD ← - - - 1 0 1 X X Set the STOP mode.

Executes HALT command. Execute HALT instruction. Set the HALT mode.
```

Note: X; Don't care -; no change

4. ELECTRICAL CHARACTERISTICS (PRELIMINARY)

4.1 Absolute Maximum Ratings (TMP93CS44F, TMP93CS45F)

"X" used in an expression shows a cycle of clock fpp μ selected by SYSCR1 < SYSCK >. If a clock gear or a low speed oscillator is selected, a value of "X" is different. The value as an example is calculated at fc, gear = 1/fc (SYSCR1 < SYSCK, GEAR 2 to 0 > = "0000").

Symbol	Parameter	Rating	Unit
Vcc	Power Supply Voltage	– 0.5 to 6.5	V
V_{IN}	Input Voltage	– 0.5 to Vcc + 0.5	V
I _{OL1}	Output current (Per 1 pin) P7	20	mA
I _{OL2}	Output current (Per 1 pin) except P7	2	mA
Σ l _{OL1}	Output Current (P7 total)	80	mA
Σl _{OL}	Output Current (total)	120	mA
Σloh	Output Current (total)	- 80	mA
P _D	Power Dissipation (Ta = 85 $^{\circ}$ C)	350	mW
T _{SOLDER}	Soldering Temperature (10 s)	260	င
T _{STG}	Storage Temperature	– 65 to 150	°C
T _{OPR}	Operating Temperature	– 40 to 85	°C

4.2 DC Characteristics (1/2)

 $Ta = -40 \text{ to } 85^{\circ}\text{C}$

Symbol		Parameter	Min.	Typ. (Note1)	Max.	Unit	Condition
Vcc	Pow	er Supply Voltage	4.5 2.7		5.5	V	
V _{IL}	age	AD0 to 15			0.8 0.6		Vcc ≥ 4.5V Vcc < 4.5V
 V _{IL1}	olta	Port2 to 7 (except P35)			0.3Vcc	1	VCC < 4.5V
V _{IL2}	nput Vo I	RESET, NMI, INTO	- 0.3		0.25Vcc	1	
V _{IL3}	_ §	EA, AM8/16	1		0.3	1	Vcc = 2.7 to 5.5V
V _{IL4}	1 -	X1	1		0.2Vcc] _v	
V _{IH}	ge	AD0 to 15	2.2] "	Vcc≧ 4.5V
	t a		2.0			•	Vcc<4.5V
V _{IH1}	npu t Vo I	Port2 to 7 (except P35)	0.7Vcc		Vcc + 0.3		
V _{IH2}		RESET, NMI, INTO	0.75Vcc		VCC 1 0.5		Vcc = 2.7 to 5.5V
V _{IH3}	l g	EA, AM8/16	Vcc – 0.3				000 = 2.7 to 3.50
V_{IH4}	エ	X1	0.8Vcc				
V _{OL}	Out	put Low Voltage			0.45	V	$I_{OL} = 1.6 \text{ mA}$ (Vcc = 2.7 to 5.5V)
I _{OL7}	Out	put Low current (P7)	16 7			mΑ	$V_{OL} = 1.0V$ $\frac{(Vcc = 5V \pm 10 \%)}{(Vcc = 3V \pm 10 \%)}$
V _{OH1}			2.4			V	$I_{OH} = -400 \ \mu A$ (Vcc = 3V ± 10%)
V _{OH2}	Out	put High Voltage	4.2		•	V	$I_{OH} = -400 \mu\text{A}$ (Vcc = 5V ± 10%)

Note 1: Typical values are for Ta = 25 °C and V_{CC} = 5 V unless otherwise noted.

4.2 DC Characteristics (2/2)

Symbol	Parameter	Min	Typ.(Note1)	Max	Unit	Condition
I _{DAR} (Note2)	Darlington Drive Current (8 Output Pins max.)	-1.0		- 3.5	mA	$V_{EXT} = 1.5 \text{ V}$ $R_{EXT} = 1.1 \text{ k}\Omega$ (Vcc = 5 V ± 10 % only)
ILI	Input Leakage Current		0.02	± 5	μ A	$0.0 \le V_{IN} \le V_{CC}$
I _{LO}	Output Leakage Current		0.05	± 10	$ \mu$	$0.2 \le V_{IN} \le V_{CC} - 0.2$
V _{STOP}	Power Down Voltage (at STOP, RAM Back up)	2.0		6.0	V	V _{IL2} = 0.2 Vcc, V _{IH2} = 0.8 Vcc
		45		130		Vcc = 5.5 V
R_{PU}	Pull Up Resistance	50		160	$\left[\begin{array}{c} \mathbf{k}_{\Omega} \end{array}\right]$	Vcc = 4.5 V
KPU	ruii op kesistance	70		280] \\\	Vcc = 3.3 V
		90		400		Vcc = 2.7 V
C _{IO}	Pin Capacitance			10	pF	fc = 1 MHz
V_{TH}	Schmitt Width RESET, NMI, INTO	0.4	1.0		V	
lcc	NORMAL (Note3)		19	25		Vcc = 5 V ± 10 %
	RUN		17	25]	fc = 20 MHz
	IDLE2		12	17	1	
	IDLE1		3.5	5	m _A	
	NORMAL (Note3)		6.5	10	1	Vcc = 3 V ± 10 %
	RUN		5.0	9]	fc = 12.5 MHz (Typ. : Vcc = 3.0 V)
	IDLE2		4.5	6.5	1	(Typ VCC = 3.0 V)
	IDLE1		0.8	1.5	1	
	SLOW (Note3)		20	45		Vcc = 3 V ± 10 %
	RUN		16	40	1	fs = 32.768 kHz (Typ. : Vcc = 3.0 V)
	IDLE2	Ī	15	25	μA	(Typ., vcc = 3.0 v)
	IDLE1		5	15		
	STOP			10		Ta ≦ 50 °C Vcc =
			0.2	20	μ A	Ta ≤ 70 °C 2.7 V
		[]	50]	Ta ≦ 85 °C to 5.5 V


Note 1: Typical values are for Ta = 25 °C and V_{CC} = 5 V unless otherwise noted.

Note 2: IDAR is guranteed for total of up to 8 ports.

Note 3: ICC measurement conditions (NORMAL, SLOW).

Only CPU is operational; output pins are open and input pins are fixed.

(Reference) Definition of IDAR



4.3 AC Characteristics

(1) $Vcc = 5 V \pm 10 \%$

No	Symbol	Parameter	Vari	able	16 N	ЛHz	20 N	ЛHz	Unit
140.	Symbol	raiailletei	Min	Max	Min	Max	Min	Max	Onit
1	tosc	Osc. Period (= x)	50	31250	62.5		50		ns
2	tclk	CLK width	2x – 40		85		60		ns
3	t _{AK}	A0 to 23 Valid→CLK Hold	0.5x - 20		11		5		ns
4	t _{KA}	CLK Valid→ A0 to 23 Hold	1.5x – 70		24		5		ns
5	t _{AL}	A0 to 15 Valid→ ALE fall	0.5x - 15		16		10		ns
6	t _{LA}	ALE fall → A0 to 15 Hold	0.5x - 20		11		5		ns
7	t _{LL}	ALE High width	x – 40		23		10		ns
8	t _{LC}	ALE fall → RD/WR fall	0.5x - 25		6		0		ns
9	t _{CL}	RD/WR rise→ALE rise	0.5x - 20		11		5		ns
10	t _{ACL}	A0 to 15 Valid→ RD/WR fall	x – 25		38		25		ns
11	t _{ACH}	A0 to 23 Valid→ RD/WR fall	1.5x – 50		44		25		ns
12	t _{CA}	RD/WR rise→ A0 to 23 Hold	0.5x - 25		6		0		ns
13	t _{ADL}	A0 to 15 Valid \rightarrow D0 to 15 input		3.0x – 55		133		95	ns
14	t _{ADH}	A0 to 23 Valid \rightarrow D0 to 15 input		3.5x – 65		154		110	ns
15	t _{RD}	RDfall → D0 to 15 input		2.0x – 60		65		40	ns
16	t _{RR}	RD Low pulse width	2.0x - 40		85		60		ns
17	t _{HR}	RDrise→ D0 to 15 Hold	0		0		0		ns
18	t _{RAE}	RDrise→ A0 to 15output	x – 15		48		35		ns
19	t _{WW}	WR Low pulse width	2.0x - 40		85		60		ns
20	t _{DW}	D0 to 15 Valid \rightarrow WR rise	2.0x - 55		70		45		ns
21	t _{WD}	WR rise →D0 to 15 Hold	0.5x – 15		16		10		ns
22	t _{AWH}	A0 to 23 Valid $\rightarrow \overline{\text{WAIT}}$ input $\binom{1 \text{WAIT}}{+ \text{n mode}}$		3.5x – 90		129		85	ns
23	t _{AWL}	A0 to 15 Valid $\rightarrow \overline{\text{WAIT}}$ input $\begin{pmatrix} 1 \text{WAIT} \\ + \text{n mode} \end{pmatrix}$		3.0x – 80		108		70	ns
24	tcw	$\overline{RD}/\overline{WR}$ fall $\rightarrow \overline{WAIT}$ Hold $\binom{1WAIT}{+ n \mod e}$	2.0x + 0		125		100		ns
25	t _{APH}	A0 to 23 Valid→ PORT input		2.5x – 120		36		5	ns
26	t _{APH2}	A0 to 23 Valid→ PORT Hold	2.5x + 50		206		175		ns
27	t _{CP}	WR rise→ PORT Valid		200		200		200	ns

AC Measuring Conditions

• Output Level : High 2.2 V /Low 0.8 V , CL = 50 pF

(However CL = 100 pF for AD0 to AD15, A0 to A23, ALE, $\overline{\text{RD}}$, $\overline{\text{WR}}$, $\overline{\text{HWR}}$, CLK)

• Input Level : High 2.4 V / Low 0.45 V (AD0 to AD15)

High 0.8 Vcc / Low 0.2 Vcc (Except for AD0 to AD15)

(2) Vcc = 3 V ± 10 %


N _o	Symbol	Parameter	Vari	able	12.5	MHz	Unit
INO.	Зушьог	Farameter	Min	Max	Min	Max	Unit
1	tosc	Osc. Period (=x)	80	31250	80		ns
2	t_{CLK}	CLK width	2x – 40		120		ns
3	t _{AK}	A0 to 23 Valid→CLK Hold	0.5x - 30		10		ns
4	t_{KA}	CLK Valid→ A0 to 23 Hold	1.5x – 80		40		ns
5	t_{AL}	A0 to 15 Valid→ ALE fall	0.5x – 35		5		ns
6	t_{LA}	ALE fall → A0 to 15 Hold	0.5x - 35		5		ns
	t_{LL}	ALE High width	x – 60		20		ns
	t _L C	ALE fall→RD/WR fall	0.5x - 35		5		ns
9	t_{CL}	RD/WR rise→ ALE rise	0.5x – 40		0		ns
10	t _{ACL}	A0 to 15 Valid→ RD/WR fall	x – 50		30		ns
11	t _{ACH}	A0 to 23 Valid→RD/WR fall	1.5x – 50		70		ns
12	t_{CA}	RD/WR rise→ A0 to 23 Hold	0.5x - 40		0		ns
	t_{ADL}	A0 to 15 Valid \rightarrow D0 to 15 input		3.0x – 110		130	ns
	t _{ADH}	A0 to 23 Valid \rightarrow D0 to 15 input		3.5x – 125		155	ns
	t_{RD}	RDfall → D0 to 15 input	-	2.0x – 115		45	ns
16	t _{RR}	RD Low pulse width	2.0x - 40		120		ns
	t_{HR}	RDrise→ D0 to 15 Hold	0		0		ns
18	t _{RAE}	RDrise→ A0 to 15output	x – 25		55		ns
	t _{WW}	WR Low pulse width	2.0x – 40		120		ns
20	t _{DW}	D0 to 15 Valid→ WRrise	2.0x - 120		40		ns
21	t_{WD}	WR rise →D0 to 15 Hold	0.5x - 40		0		ns
22	t _{AWH}	A0 to 23 Valid $\rightarrow \overline{WAIT}$ input $\binom{1 \text{ WAIT}}{+ \text{ n mode}}$		3.5x – 130		150	ns
23	t_{AWL}	A0 to 15 Valid $\rightarrow \overline{\text{WAIT}}$ input $\binom{1 \text{ WAIT}}{+ \text{ n mode}}$		3.0x – 100		140	ns
24	t _{CW}	RD/WR fall→WAIT Hold (1WAIT + n mode)	2.0x + 0		160		ns
25	t_{APH}	A0 to 23 Valid→PORT input		2.5x - 120		80	ns
26	t _{APH2}	A0 to 23 Valid→ PORT Hold	2.5x + 50		250		ns
	t_{CP}	WR rise→ PORT Valid		200		200	ns

AC Measuring Conditions


■ Output Level: High 0.7 × V_{CC} / Low 0.3 × V_{CC} , CL = 50 pF

■ Input Level: High 0.9 × V_{CC} / Low 0.1 × V_{CC}

(1) Read Cycle



(2) Write Cycle



Serial Channel Timing 4.4

(1) I/O Interface Mode

① SCLK Input Mode

Symbol	Parameter	Varia	Variable			12.5 MHz		20 MHz		Unit
Symbol	Farametei	Min	Max	Min	Max	Min	Max	Min	Max	Offic
t _{SCY}	SCLK cycle	16X		488 μs		1.28		0.8		μS
toss	Output Data → falling edge of SCLK	t _{SCY} /2 – 5X – 50		91.5 μs		190		100		ns
t _{OHS}	SCLK rising / falling edge → Output Data hold	5X – 100		152 <i>μ</i> s		300		150		ns
t _{HSR}	SCLK rising / falling edge → Input Data hold	0		0		0		0		ns
t _{SRD}	SCLK rising / falling edge → effective data input		t _{SCY} – 5X – 100		336 µs		780		450	ns

Note 1: When fs is used as system clock or fs divided by 4 is used as input clock to prescaler.


Note 2: SCLK rising/falling timing; SCLK rising in the rising mode of SCLK,

SCLK falling in the falling mode of SCLK.

② SCLK Output Mode

Symbol	Parameter	Varia	32.768	(Note) 3 MHz	12.5 MHz		20 MHz		Unit	
Буппоот	raiametei	Min	Max	Min	Max	Min	Max	Min	Max	
t _{SCY}	SCLK cycle (Programmable)	16X	8192X	488 μs	250 ms	1.28	865.36	0.8	409.6	μs
toss	Output Data → SCLK rising edge	t _{SCY} – 2X – 150		427 μs		970		550		ns
tons	SCLK rising edge → Output Data hold	2X - 80		60 <i>µ</i> s		80		20		ns
t _{HSR}	SCLK rising edge→Input Data hold	0		0		0		0		ns
t _{SRD}	SCLK rising edge→effective Data input		t _{SCY} – 2X – 150		428 μs		970		550	ns

When fs is used as system clock or fs divided by 4 is used as input clock to prescaler. Note:



(2) UART Mode (SCLKO, 1 are external input)

Symbol	Parameter	Variable		32.768 kHz ^(Note)		12.5 MHz		20 MHz		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
t _{SCY}	SCLK cycle	4x + 20		122 μs		340		220		ns
t _{SCYL}	SCLK Low level pulse width	2x + 5		6 μs		165		105		ns
t _{SCYH}	SCLK High level pulse width	2x + 5		6 μs		165		105		ns

Note: When fs is used as system clock or fs divided by 4 is used as input clock to prescaler.

4.5 A/D Conversion Characteristics

 $AV_{CC} = V_{CC}$, $AV_{SS} = V_{SS}$

Symbol	Parameter	Power Supply	Min	Тур	Max	Unit
VREFH	Analog reference voltage (+)	V _{CC} = 5V ± 10 %	V _{CC} – 0.2 V	V _{CC}	V _{CC}	
VKEFH	Analog reference voltage (+)	V _{CC} = 3V ± 10 %	V _{CC} – 0.2 V	V _{CC}	V _{CC}	
VPEEL	Analan mafananan waltana ()	V _{CC} = 5V ± 10 %	V_{SS}	V _{SS}	V _{SS} + 0.2 V	V
VREFL	Analog reference voltage (–)	V _{CC} = 3V ± 10 %	V _{SS}	V _{SS}	V _{SS} + 0.2 V	
V _{AIN}	Analog input voltage range		VREFL		VREFH	
	Analog current for analog reference voltage	V _{CC} = 5V ± 10 %		0.5	1.5	mA
I_{REF} $(V_{REFL} = 0 V)$	<vrefon> = 1</vrefon>	V _{CC} = 3V ± 10 %		0.3	0.9	IIIA
(VREFL = 0 V)	<vrefon> = 0</vrefon>	$V_{CC} = 2.7 \text{ to } 5.5 \text{V}$		0.02	5.0	μΑ
	Error (except quantization	V _{CC} = 5V ± 10 %		± 1.0	± 3.0	LSB
_	errors)	V _{CC} = 3V ± 10 %		± 1.0	± 5.0	LJB

Note 1: $1LSB = (VREFH - VREFL) / 2^{10} [V]$

Note 2: The operation above is guaranteed for $f_{FPH} \ge 4$ MHz.

Note 3: The value ICC includes the current which flows through the AVCC pin.

4.6 Event Counter Input Clock (external input clock: TI0, TI4, TI5, TI6, TI7)

Symbol	Parameter	Varia	Variable				VIHz	Unit
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Unit
t _{VCK}	Clock Cycle	8X + 100		740		500		ns
t _{VCKL}	Low level clock Pulse width	4X + 40		360		240		ns
t _{VCKH}	High level clock Pulse width	4X + 40		360		240		ns

4.7 Interrupt and Capture Operation

(1) NMI, INTO Interrupts

Symbol	Parameter	Variable 12.5 ľ			MHz	20 N	ЛHz	Unit
Symbol	Parameter	Min	Max	Min	Max	Min	Max	UNIL
t _{INTAL}	NMI, INTO Low level Pulse width	4X		320		200		ns
t _{INTAH}	NMI, INTO High level Pulse width	4X		320		200		ns

(2) INT1, 4 to 7 Interrupts and Capture


Complete	December	Vari	able	12.5	MHz	20 N	11-24	
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Unit
t _{INTBL}	INT1, INT4 to INT7 Low level Pulse width	4X + 100		420		300		ns
t _{INTBH}	INT1, INT4 to INT7 High level Pulse width	4X + 100		420		300		ns

4.8 Serial Bus Interface Timing

(1) I²C Bus Mode

Constant	Damanadan		Variable		11-24
Symbol	Parameter	Min	Тур	Max	Unit
t _{GSTA}	START command → SDA fall	3X			s
t _{HD} :STA	Hold time START condition	2 ⁿ X			s
t _{LOW}	SCL Low level pulse width	2 ⁿ X			s
t _{HIGH}	SCL High level pulse width	2°X + 12X			s
t _{HD} : _{IDAT}	Data hold time (input)	0			ns
t _{SU} : _{IDAT}	Data set-up time (input)	250			ns
t _{HD} :ODAT	Data hold time (output)	7X		11X	s
t _{ODAT}	Data output → SCL Rising edge		2"X - t _{HD} : _{ODAT}		s
t _{FSDA}	STOP command → SDA fall	3X			S
t _{FDRC}	SDA Falling edge → SCL Rising edge	2 ⁿ X			s
t _{su} : _{sto}	Set-up time STOP condition	2°X + 16X			s

Note: "n" value is set by SBICR1 < SCK2 to 0>




(2) Clocked-synchronous 8-bit SIO Mode

① SCK Input Mode

Symbol	Parameter	Varia	able	Unit
Symbol	Parameter	Min	Max	Unit
t _{SCY2}	SCK cycle	2⁵X		S
t _{OHS2}	SCK falling edge→ Output data hold	6X		S
t _{OSS2}	Output data → SCK rising edge	t _{SCY2} – 6X		s
t _{HSR2}	SCK rising edge→Input data hold	6X		ns
t _{ISS2}	Input data→SCK rising edge	0		ns

② SCK Output Mode

Cumala al	Parameter	Vari	able	Unit
Symbol	Parameter	Min	Max	Unit
t _{SCY2}	SCK cycle	2⁵X	2 ¹¹ X	s
t _{OHS2}	SCK falling edge → Output data hold	2X		5
t _{OSS2}	Output data→SCK rising edge	t _{SCY2} – 2X		s
t _{HSR2}	SCK rising edge→Input data hold	2X		s
t _{ISS2}	Input data→ SCK rising edge	0		ns



5. TABLE OF SPECIAL FUNCTION REGISTERS

(SFR; Special Function Register)

The special function registers (SFRs) include the I/O ports and peripheral control registers allocated to the 128-bytes addresses from 000000H to 00007FH.

- (1) I/O Port
- (2) I/O Port Control
- (3) Clock Control
- (4) Interrupt Control
- (5) Chip Select / Wait Control
- (6) Timer Control
- (7) Serial Channel Control
- (8) Serial Bus Interface Control
- (9) Watchdog Timer Control
- (10) A/D Converter Control

Configuration of the table

Symbol	Name	Address	7	6		\mathbb{Z}	1	0]
						\int			→bit Symbol
					:	//		:	→ Read / Write
					:	\prod			→Initial value after rese
						7/			→ Remarks

Note: "Prohibit RMW" in the table means that you cannot use RMW instructions on these registers.

(Example) When setting only bit 0 of register POCR, "SET 0, (0002H)" cannot be used. The LD (transfer) instruction must be used to write all eight bits.

Table 5. I/O register address map

ADDRESS	NAME	ADDRESS	NAME	ADDRESS	NAME	ADDRESS	NAME
000000Н	P0	20H	TRUN	40H	TREG6L	60H	ADREG04L
1H	P1	21H	(Reserved)	41H	TREG6H	61H	ADREG04H
2H	P0CR	22H	TREG0	42H	TREG7L	62H	ADREG15L
3H	(Reserved)	23H	TREG1	43H	TREG7H	63H	ADREG15H
4H	P1CR	24H	T10MOD	44H	CAP3L	64H	ADREG26L
5H	P1FC	25H	TFFCR	45H	САРЗН	65H	ADREG26H
6Н	P2	26H	TREG2	46H	CAP4L	66H	ADREG37L
7H	P3	27H	TREG3	47H	CAP4H	67H	ADREG37H
8H	P2CR	28H	T32MOD	48H	T5MOD	68H	WAITC0
9Н	P2FC	29H	TRDC	49H	T5FFCR	69H	WAITC1
AH	P3CR	2AH)	4AH	(Reserved)	6AH	WAITC2
вн	P3FC	2BH		4BH	SBICR1	6BH	(Reserved)
СН	P4	2CH		4CH	SBIDBR	6CH	(Reserved)
DH	P5	2DH	(Reserved)	4DH	I2CAR	6DH	CKOCR
EH	P4CR	2EH		4EH	SBICR2	6EH	SYSCR0
FH	(Reserved)	2FH)	4FH	SBICR3	6FH	SYSCR1
10H	P4FC	30H	TREG4L	50H	SC0BUF	70H	INTE0AD
11H	(Reserved)	31H	TREG4H	51H	SC0CR	71H	INTE45
12H	P6	32H	TREG5L	52H	SC0MOD	72H	INTE67
13H	P7	33H	TREG5H	53H	BR0CR	73H	INTET10
14H	P6CR	34H	CAP1L	54H	SC1BUF	74H	INTET32
15H	P7CR	35H	CAP1H	55H	SC1CR	75H	INTET54
16H	P6FC	36H	CAP2L	56H	SC1MOD	76H	INTET76
17H	`	37H	CAP2H	57H	BR1CR	77H	INTEO54
18H		38H	T4MOD	58H	ODE	78H	INTES0
19H		39H	T4FFCR	59H		79H	INTES1
1AH		3AH	T45CR	5AH	(Reserved)	7AH	INTE1S2
1BH	(Reserved)	ЗВН)	5BH	丿	7BH	IIMC
1CH		3СН		5CH	WDMOD	7CH	DMA0V
1DH		3DH	(Reserved)	5DH	WDCR	7DH	DMA1V
1EH		3EH		5EH	ADMOD0	7EH	DMA2V
1FH	丿	3FH	J	5FH	ADMOD1	7FH	DMA3V

Note: Do not access addresses which do not have register names allocated.

(1) I/O Port

Symbol	Name	Address	7	. 6	5	4	: 3	2	1	0
			P07	P06	P05	P04	P03	P02	P01	: P00
P0	PORT0	00H					R/W			
						Und	derfined			
						Inp	ut mode			
			P17	P16	P15	P14	P13	P12	P11	P10
P1	PORT1	01H					R/W			
			0	0	0	0	0	0	0	0
						Inp	ut mode			
			P27	P26	P25	P24	P23	P22	P21	P20
P2	PORT2	06H					R/W			
		(Prohibit	1	<u> </u>	1	11	1	11	1	1
		RMW*)					ut mode			
					P35	P34	P33	P32	P31	P30(note1)
P3	PORT3	07H	R/W							
		(Prohibit		<u> </u>	1	1	1	1	1	1
		RMW*)			_,	mode				out mode
			P47	P46	P45	P44	: P43	P42	P41	: P40
P4	PORT4	0CH			-		R/W			
Ì		(Prohibit	1	1	1	1	11	1	1	1
		RMW*)					ut mode			
			P57	: P56	P55	P54	P53	. P52	P51	P50
P5	PORT5	0DH					R			
							ut mode			
			P67	P66	P65	P64	P63	P62	P61	; P60
P6	PORT6	12H		:	:	:	R/W	:		.
		(Prohibit	1	<u> </u>	1	1	1	1	1	1
		RMW*)		t mode				t mode		
			P77	. P76	P75	P74	. P73	. P72	P71	. P70
P7	PORT7	13H		:		:	R/W	•	<u>.</u>	·
		(Prohibit	1	1	1	1	1	11	1	<u> </u>
		RMW*)				Inp	ut mode			

Note1: When P30 pin is defined as \overline{RD} signal output mode (P30F=1), clearing the output latch register P30 to "0" outputs the \overline{RD} strobe from P30 pin for PSRAM, even when the internal address is accessed. If the output latch register P30 remains "1", the \overline{RD} strobe is output only when the external address is accessed.

Note2: Port66, 67 is also used as XT1, XT2. Therefore these pins are open drain output type.

Read/Write

R/W; Either read or write is possible

R ; Only read is possible W ; Only write is possible

Prohibit RMW ; Prohibit Read Modify Write. (Prohibit RES / SET / TSET / CHG / STCF /

ANDCF / ORCF / XORCF Instruction)

Prohibit RMW*; Read-modify-write is prohibited when controlling the PU resistor.

(2) I/O Port Control

Symbol Name	Complete	Name	A al al	7	: .	: -	: 4	: 2	: 2	: 4	: 0
PORTO Control Port Por	Symbol	Name	Address			 				 	•
Control Prohibit	DOCE	DORTO	0211	P0/C	; PU6C	: F03C			PUZC	FUIC	FUUC
PORT1	PUCK			<u> </u>	: 0	: 0				: 0	: 0
PICK		Control	l ,	─ ─	· · ·	•	· ·	· · ·	·	·	: 0
PORT1			KIVIVV)	2476		•					: 5406
Control Prohibit 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	D4 60	DODT4	0.411	PI/C	; P16C	; P15C			: P12C	; PIIC	; P10C
PIFC	PICK				: .	: .		•	: -	: .	: .
PIFC PORT1 PORT1 Function PORT1 PO	Î	Control		<u> </u>	: 0			•	· · · · · ·	: 0	: 0
PORT1 Function Port			RIMW)								
Function Part Par				P1/F	: P16F	; P15F	•	-	; P12F	; P11F	; P10F
PACE PORT2 PORT3 PORT3 PORT4 PORT5	P1FC					: -				: .	
P2CC		Function	l '	0		•		-		·	: 0
PORT2			RMW)								
PORT2	İ			P27C	P26C	P25C	P24C	P23C	P22C	P21C	P20C
P2FC	P2CR	PORT2				•					
P2FF		Control	(Prohibit	0	: 0					: 0	: 0
Parce			RMW)				•	•	•		
Function				P27F	P26F	P25F	P24F	P23F	P22F	P21F	P20F
P3CR PORT3 Control P3CR P3C	P2FC	PORT2	09H				1	W			
P3CR		Function	(Prohibit	0	0	0	0	0	0	0	. 0
PORT3 Control Contro			RMW)		Р	2FC/P2CR = 0	0:IN, 01:C	DUT, 10: A7-	0, 11 : A23-1	16	
Control (Prohibit RMW)						P35C	P34C	P33C	P32C		
Page	P3CR	PORT3	0AH					W		:	
P3FC PORT3		Control	(Prohibit		:	0	0	0	0	:	
Part Port			RMW)				0 : IN	1 : OUT			
P3FC PORT3 Function Function Function Function RMW					P32M		P34F	P33F	P32F	P31F	. P30F
Function RMW			0BH		W				W		
PACR PORT4 OEH Control PATC PAGC	P3FC	PORT3	(Prohibit		0		0	0	0	0	0
PATC PORT4 OEH Control Con		Function	RMW)		0 : HWR		0 : PORT	0: PORT	0 : PORT	0 : PORT	0 : PORT
P4CR					1 : SCK	•	1 : SCL/SI	: 1: SDA/SO	: 1 : P32M	: 1 : WR	: 1 : RD
Portain Port				P47C	P46C	P45C	P44C	P43C	P42C	P41C	P40C
PAFC PORT4 Function PAFF PA4F PA	P4CR	PORT4	0EH				1	W			
P4FC PORT4 10H W W W W W W W W W		Control	(Prohibit	0	0	0	0	0	. 0	0	. 0
P4FC PORT4 Function Function Function Function Port Function Port Function Port Function Function Function Port Por			RMW)				0 : IN	1 : OUT			
Function Pont Pon				P47F			P44F			P41F	
PORT6	P4FC	PORT4	10H	W			W			W	
PORT6		Function	(Prohibit	0			0			0	
PORT6	İ		RMW)	0 : PORT	•		0 : PORT		:	0 : PORT	
PORT6 Control (Prohibit RMW)				1 : TO6		1	1 : TO4		:	1 : TO3	
PORT6 Control (Prohibit RMW)				P67C	. P66C	P65C	P64C	P63C	P62C	P61C	. P60C
P6CR Control (Prohibit RMW)		PORT6	14H								
PORT7 15H	PECR		(Prohibit	1	1	. 0			. 0	. 0	: 0
P7CR PORT7 15H (Prohibit RMW) P75C P75C P74C P73C P72C P71C P70C PORT7 15H (Prohibit RMW) O O O O O O P6FC PORT6 16H (Prohibit RMW) O P0FT O P0FT O P0FT P6FC PORT6 16H (Prohibit RMW) O P0FT O P0FT O P0FT P6FC PORT6 16H (Prohibit RMW) O P0FT O P0FT O P0FT P6FC PORT6 P60F P60F P60F P60F P6FC P75C P74C P73C P73C P73C P73C P73C P73C P77C P70C P70C P70C P70C P70C P70C P70C P70C P70C P70C P70C P70C P70C P70C P70C P70C P70C P70C P70C P70C P70C P70C P70C P70C P70C P70C P70C P70C P70C P70C P70C P70C P70C P70C P70C P70C P70C P70C					•	0 : 11		-	OUT		-
PORT7			,	P77C	P76C					P71C	P70C
P7CR Control (Prohibit RMW)		PORT7	15H			•	•	•	•		•
P6FC PORT6 Function (Prohibit RMW)	P7CR			0	. 0	. 0			. 0	. 0	. 0
P6FC PORT6 16H (Prohibit RMW) 0: PORT 0: PORT 0: PORT 0: PORT 0: PORT		25	-	<u> </u>	. •	•	•	•	•		
PORT6 16H W W W W W W Post		,								: P60F	
P6FC Function (Prohibit RMW) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0									:		
Function (Prohibit 0 : PORT 0 : PORT 0 : PORT 0 : PORT	P6FC				:		:			:	-
		Function	١.		:		:	-:	•	:	•
			RMW)			•		:	:		:

Note: With the TMP93CS45, which requires an external ROM, PORT0 functions as AD0 to AD7; PORT1, AD8 to AD15 or A8 to A15; P30, the \overline{RD} signal; P31, the \overline{WR} signal, regardless of the values set in P0CR, P1CR, P1FC, P30F and P31F.

(3) Clock Control

Symbol	Name	Address	7	6	5	4	3	2	1	0
			-	-					ALEEN	CLKEN
			R/	W					R/	w
	Clock		0	0	:		:		:	:
CKOCR	Output Control Register	006DH	(Note) Always write	"0"					ALE pin control 0: HZ output 1: ALE output	CLK pin control 0:HZ output 1:CLK output
			XEN	XTEN	RXEN	RXTEN	RSYSCK	WUEF	PRCK1	PRCK0
						R/	w			
			1	0	1	0	0	0	0	0
SYSCR0	System Clock Control Register 0	006EH	High Frequency oscillator (fc) 0:stop 1:oscillation	Low Frequency oscillator (fs) 0:stop 1:oscillation	Frequency oscillator (fc) after released STOP mode 0:stop 1:oscillation		slect clock after released STOP mode 0:fc 1:fs	Warm-up Timer 0 write: don't care 1 write: start timer 0 read: end warm-up 1 read: not end warm-up	select prescale 00: f _{FPH} 01: fs 10: fc/16 11: (reserved)	er clock
							SYSCK	GEAR2	GEAR1	GEAR0
				:	:			R/	W	
							0	1	0	0
SYSCR1 C	System Clock Control Register 1	ock 006FH ontrol					select system clock 0: fc 1: fs note2)	select gear va 000 : fc 001 : fc/2 010 : fc/4 011 : fc/8 100 : fc/16 101 : (reser 110 : (reser 111 : (reser	ved)	quency (fc)

Note 1: The value after reset of <CLKEN>, <ALEEN> is following:

TMP93CS44 : "0" (High impedance output)
TMP93CS45 : "1" (CLK or ALE output)

But during reset, CLK pin is pulled up internally regardless of the products.

Note2: The high frequency oscillator will be enabled regardless the value of SYSCR0 < XEN > when SYSCR1 < SYSCK > is clear to "0".

On the other hand, the low frequency oscillator will be enabled regardless the value of SYSCR0 < XTEN > when SYSCR1 < SYSCK > is set to "1".

(4) Interrupt Control (1/2)

Symbol	Name	Address	7	- 6	5 . 5	<u>:</u>	4	3	2	1	:	0
	INT 0 / AD	0070H			INTAD				IN			100.5
INTE0AD	Enable	(Prohibit	IADC	IAD	M2 : IADM1	: I <i>P</i>	VDM0	IOC	10M2	10M1	:	IOM0
	Register	PMW)	R/W		W 0		0	R/W 0	0		:	0
		,	<u> </u>		INT5		U	U		: 0 T4	-	U
1817545	INT 4 / 5	0071H	I5C :	151		: 1	5M0	I4C	14M2	 ∷ I4M1	:	14M0
INTE45	Enable Register	(Prohibit	R/W		W	•		R/W		W		
	Register	PMW)	0	(0		0	0	0	0	Ξ	0
	INT 6 / 7	0072H			INT7					T6	_	
INTE67	Enable	(Prohibit	17C	171		: 1	7M0	16C	16M2	: I6M1	<u>:</u>	16M0
	Register	PMW)	R/W 0	(W 0		0	R/W 0	0	<u>W</u> : 0	:	0
		,	<u> </u>		TT1 (Timer1)	•	U	0	INTTO (÷	- 0
===4.0	INTT 1/0	0073H	IT1C	IT1		: [1	T1M0	IT0C		ITOM1	:	ITOMO
INTET10	Enable	(Prohibit	R/W		W			R/W		W	•	
	Register	PMW)	0	(1	0	0	0	0	:	0
	INTT 3 / 2	0074H			<u> TT3 (Țimer3)</u>				INTT2 (
INTET32	Enable	(Prohibit	IT3C	IT3		<u>: 17</u>	T3M0	IT2C	IT2M2	IT2M1	:	IT2M0
	Register	PMW)	R/W :		W) : 0		0	R/W 0	: 0	W : 0		0
	_	,	<u> </u>		TR5 (TREG5)	•	- 0	U	INTTR4		<u>:</u>	
	INTT 5/4	0075H	IT5C		M2 : IT5M1	: 17	T5M0	IT4C		: IT4M1	:	IT4M0
INTET54	Enable	(Prohibit	R/W		W			R/W	.,	W	_	
	Register	PMW)	0	(0	0	0	0	:	0
	INTT 7/6	0076H			TR7 (TREG7)				INTTR6			
INTET76	Enable	(Prohibit	IT7C :	IT7		: 1	T7M0		IT6M2		:	IT6M0
	Register	PMW)	R/W 0	(W) : 0		0	R/W 0	0	W : 0	-	0
	INTTO	,	<u> </u>		INTTO5	-:-	0	U	: U INT		:_	-
	5/4	0077H	ITO5C	ITO	M2 : ITO5M	1 : IT	O5M0	ITO4C	ITO4M2		: 1	TO4M0
INTEO54	Enable	(Prohibit	R/W	110	W		OSIVIO	R/W	110-1112	W	• •	10-1110
	Register	PMW)	0	(÷	0	0	0	0	:	0
	INT RX0 /	0078H			INTTX0				INT			
INTES0	TX0	(Prohibit		ITX(M2 ITX0M	1 : IT.	X0M0		IRX0M2	IRX0M1	; I	RX0M0
,250	Enable	PMW)	R/W		W_			R/W		<u> </u>		
	Register INT RX1 /	1 10100)	0 :		<u> </u>	-	0	0	0	: 0	:	0
	TX1	0079H	ITX1C	ITY1	<u>INTTX1</u> IM2 : ITX1M1	1 : IT	X1M0	IRX1C	INT IRX1M2		: 11	RX1M0
INTES1	Enable	(Prohibit	R/W	ш	W	1 : 11.	X I IVIO	R/W	IIVX IIVIZ	W	: "	IXX TIVIO
	Register	PMW)	0			-	0	0	0	0	:	0
	INT1/	007411			INT1				IN	rS2		
INTE1S2	INTS2	007AH	I1C	111	И2 : I1M1	: 1	1M0	IS2C	IS2M2	IS2M1	:	IS2M0
	Enable	(Prohibit PMW)	R/W		W			R/W		<u>W</u>		
	Register	FIVIVV)	0	() ; 0	-	0	0	0	: 0	<u>:</u>	0
										<u> </u>		
	lxxM2	lxxM1	lxxM0)				(Write)				
	0	0	0		Prohibits in				_			
	0	0	1		Sets interru							
	0	1	0		Sets interru							
	0	1	1		Sets interru							
	1	0	0		Sets interru							
	1	0	1		Sets interru							
	1	1	0		Sets interru				•			
	1	1	1		Prohibits in	terru	ipt requ	iest.				
\vdash	lxxC		Function	(Rea	d)			Functio	n (Write)			
İ	0	Indica	ndicates no interrupt request.				Clears interrupt request flag.				┪	
}	1		Indicates no interrupt request. Indicates interrupt request.				Don't care				\dashv	
	1	Inuica	ies milerfü	ιριτε	qu e st.		Don't care					

Interrupt Control (2/2)

Symbol	Name	Address	7	6	5	4	3	2	1	0
	DMA 0	7CH					μ DI	VIA0 start ve	ctor	
DMA0V	_					DMA0V4	DMA0V3	DMA0V2	DMA0V1	DMA0V0
DIVIAUV		(Prohibit			:	:		W		
	Vector	RMW)			:	0	0	0	0	0
	DMA 1	7DH (Prohibit RMW)					μ DI	MA1 start ve	ctor	
DMA1V						DMA1V4	DMA1V3	DMA1V2	DMA1V1	DMA1V0
DIVIATV	Vector				<u> </u>			W		
	vector	7EH				0	0	0	0	0
	DMA 2					μ DMA2 start vector				
DMA2V					<u> </u>	DMA2V4	DMA2V3	DMA2V2	DMA2V1	DMA2V0
DIVIAZV	request Vector	(Prohibit RMW)				:		W		
					<u> </u>	0	0	0	0	0
	DMA 3 request Vector	7FH (Prohibit RMW)					μDI	VIA3 start ve	ctor	
DMA3V					<u> </u>	DMA3V4	DMA3V3	DMA3V2	: DMA3V1	: DMA3V0
DIVIASV				<u>:</u>	<u>:</u>	<u>:</u>		W		
	Vector			<u> </u>	<u> </u>	0	0	. 0	<u>:</u> 0	<u>:</u> 0
-								IOIE	IOLE	NMIREE
				<u> </u>	W	:	:	<u> </u>	<u> </u>	W
İ	Interrupt				<u> </u>			0	0	0
	Input	7BH			(Note)			1: INT0	0: INT0	1: Opera-
IIMC		(Prohibit			Always	:		input	edge	tion
Ì	Mode Control	RMW)			write "0"	:		enable	mode	even at
	Control								1: INT0	NMI
					•				level	rising
									mode	edge

(5) Chip Select / Wait Control

Symbol	Name	Address	7	6	5	4	3	2	1	0	
						BOBUS	B0W1	B0W0	B0C1	B0C0	
	Black O	COLL			:			W			
	Block 0	68H			:	0	0	0	0	0	
WAITC0	WAIT	(Prohibit RMW)				0: 16 bit	00: 2WA	IT	00: 7F00H to 7FFFH		
	control	· · · · · ·				Bus	01: 1WAIT		01: 40000	00H to	
	register					1: 8 bit	10: 1WAIT + n		10: 800000H to		
						Bus	11: 0WA	IT	11: C0000	00H to	
					B1BUS	B1W1	B1W0	B1C1	B1C0		
	Block 1	. 1			:		W				
1	69H			:	0	0	0	0	0		
WAITC1	WAITC1 WAIT	(Prohibit RMW)				0: 16 bit	00: 2WAIT		00: 88 0H	to 7FFFH	
	control					Bus	01: 1WAIT		01: 400000H to		
	register					1:8 bit	10: 1WA	IT + n	10: 80000	00H to	
						Bus	11: 0WA	IT	11: C0000	00H to	
					B2BUS	B2W1	B2W0	B2C1	B2C0		
	Divis 2				:			W			
Block 2		6AH				0	0	0	1	1	
WAITC2	WAIT	(Prohibit	·			0: 16 bit	00: 2WA	IT	00: 8000	H to	
	control	RMW)			:	Bus	01: 1WAIT		01: 400000H to		
	register					1: 8 bit	10: 1WAIT + n		10: 800000H to		
						Bus	11: 0WA	IT	11: C00000H to		

(6) Timer Control (1/3)

Symbol	Name	Address	7	6	. 5	4	3	2	1	. 0				
			PRRUN		T5RUN	T4RUN	T3RUN	T2RUN	T1RUN	TORUN				
			R/W				R/		,					
TRUN	Timer	20H	0	:	0	0	0	0	. 0	: 0				
	Control	2011			Presca	ler & Timer Ru 0 : Stop & C 1 : Run (Cou	lear	NTROL						
	8 bit Timer	22H					•							
TREG0	Register 0	(Prohibit				V	/							
	register o	RMW)				Unde	fined							
Ì	8 bit Timer	23H												
TREG1	Register 1	(Prohibit		W Linds Consider										
	J. 1. 3. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1.	RMW)		Undefined										
Ī			T01M1	T01M0			T1CLK1	T1CLK0	T0CLK1	TOCLKO				
	8 bit Timer	`	R/		:				/W	: -				
T10	0,1		0	0	:	:	0	0	0	. 0				
MOD Source		24H		bit Timer		:	00 : TO	-	•	0 INPUT				
				bit Timer			01 : φT	1	01 : φ					
	MODE		10: – 11: –				10 : φT 11 : φT	10 256	10 : φ΄ 11 : φ					
					TEFNE	TEFAIC			<u> </u>					
			TFF3C1	TFF3C0	TFF3IE	TFF3IS	TFF1C1	TFF1C0	TFF1IE -	: TFF1IS				
	8 bit Timer		V	V . 1	: R	/W 0	1 V	V 1	0	/W : 0				
TFFCR		ip-Flop	•		1: TFF3	1: Inversion	-		1: TFF1	1: Inversion				
IFFCK	Control		00 : Inv 01 : Set	ert TFF3	Invert	of Timer	00 : Inv 01 : Set	ert TFF1	Invert	of Timer				
				ar TFF3	Enable	3		ar TFF1	Enable	1				
				n't care	LIIADIE		•	n't care	Ellable	'				
	8 bit	26H			:	<u> </u>	-		<u>:</u>	:				
TREG2	Timer	(Prohibit				V	/							
	Register 2	RMW)				Undet								
	8 bit	27H				_								
TREG3	Timer	(Prohibit				V	/							
	Register 3	RMW)				Undet	fined							
			T23M1	T23M0	PWM21	PWM20	T3CLK1	T3CLK0	T2CLK1	T2CLK0				
	8 bit Timer					R/\	W							
	2,3		0	0	0	0	0	0	0	: 0				
T32	Source	28H	00: 8	bit Timer	00 :		00 : T	O2TRG	00: -	-				
MOD	CLK &			bit Timer		26 – 1 PWM	01 : φ		01 : φ					
	MODE			bit PPG		2 ⁷ – 1 Cycle	10 : φ		10 : φ					
			11: 8	bit PWM	11: 2	28 – 1	11 : ¢	1256	11 : φ	116				
										:				
									TR2DE	<u>: - </u>				
	Timer Reg.			:	:	:				/W				
	Double			:	:	:			0 . Davida	(Nata)				
TRDC	Buffer	29H							0 : Double	: ' '				
	Control	-5''							•	Always				
	Reg.				:				1: Double	write "0"				
									Buffer					
					:	:			Enable	:				

Timer Control (2/3)

$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	0										
Register4L RMW											
TREG4H Timer Register4H RMW RW											
TREG4H Timer Register4H RMW RW											
Register4H RMW											
Register4H RMW											
TREGSL Timer RegisterSL RMW) Undefined											
Register5L RMW Undefined											
TREGSH Timer Register5H RMW)											
TREGSH Timer Register5H RMW)											
Register5H RMW Undefined											
CAP1L Capture Register1L 34H R R Undefined											
CAP1L Capture Register1L 34H R Undefined											
CAPIL Register1L 34H											
Capture Register1H 35H											
Capture Register1H 35H											
CAP1H Register1H 35H											
CAP2L Capture Register2L 36H R Undefined											
Capture Register2L 36H 36H R											
CAP2L Register2L 36H Register2L 37H R											
CAP2H Capture Register2H 37H											
CAP2H Capture Register2H 37H — Undefined Undefined W R/W T4MOD Source CAP1IN CAP12M0 CLE T4CLK1 T W R/W T3MOD Capture Timing Source Closed CLK & MODE O: Soft- O0: Disable O0: T14 Capture O1: T14 ↑ T15 ↑ 1: UC4 O1: \$T1 MODE Capture O1: T14 ↑ T15 ↑ 1: UC4 O1: \$T1 1: Don't 10: T14 ↑ T14 ↑ T15 ↑ Clear O1: \$T4 T1: \$T16											
Register2H Source CAP1 Register2H Source CAP1 CAP12M1 CAP12M0 CLE T4CLK1 T4MOD CLE T4CLK1 T4MOD CLE T4CLK1 T4MOD CLE T4CLK1 T4MOD CAP12M1 CAP12M0 CLE T4CLK1 T4MOD CAP12M1 CAP12M0 CAP12M0 CAP12M0 CAP12M0 CAP12M0 CAP12M0 CAP12M0 CAP12M0 CAP12M1											
CAP1IN CAP12M1 CAP12M0 CLE T4CLK1 T											
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$											
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	T4CLK0										
T4MOD Source CLK & MODE 38H Capture Timing O: Soirce Closed O: Disable O: TI4 Source Closed O: TI4 O: Soft- O: Disable O: TI4 ↑ TI5 ↑ O: TI4 ↑ TI5 ↑ O: TI4 ↑ TI											
CLK & 0 : Soft- O0 : Disable O0 : TI4 MODE Capture O1 : TI4 ↑ TI5 ↑ O1 : φT1 1 : Don't O1 : TI4 ↑ TI4 ↓ Clear O1 : φT4 Care O1 : TFF1 ↑ TFF1 ↓ Enable O1 : φT4	0										
CLK & 0: Soft- 00: Disable 00: TI4 MODE Capture 01: TI4 ↑ TI5 ↑ 1: UC4 01: φT1 1: Don't 10: TI4 ↑ TI4 ↓ Clear 10: φT4 care 11: TFF1 ↑ TFF1 ↓ Enable 11: φT16	ock										
1 : Don't 10 : TI4 ↑ TI4 ↓ Clear 10 : φT4 care 11 : TFF1 ↑ TFF1 ↓ Enable 11 : φT16											
care 11: TFF1 ↑ TFF1↓ Enable 11: ¢T16											
CAP2T4 CAP1T4 FO5T4 FO4T4 TFF4C1 T											
	TFF4C0										
R/W											
16bit 0 0 0 1	1										
T4FFCR Timer 4 39H TFF4 Invert Trigger 00 : Invert TF	FF4										
	0 : Trigger Disable 01 : Set TFF4										
Control 1 : Trigger Enable 10 : Clear TFF	1 : Trigger Enable 10 : Clear TFF4										
11 : Don't cal	are										

Timer Control (3/3)

Symbol	Name	Address	7	6	5	4	3	2	1	0			
			QCU						DB6EN	DB4EN			
			R/W		:	:		:	R/	W			
TAFCD	T4, T5	2411	0		:	:			0	0			
T45CR	Control	3AH	Warm-up						1 : Do	uble			
			Timer		:	:			Buf				
			control						Ena	able			
	16 bit	40H				_	•						
TREG6L	Timer	(Prohibit				V	/						
	Register6L	RMW)				Unde ⁻	fined						
	16 bit	41H				_							
TREG6H	Timer	(Prohibit				V	/						
	Register6H	RMW)											
	16 bit	42H											
TREG7L	Timer	(Prohibit				V	/						
	Register7L	RMW)											
	16 bit	43H											
TREG7H	Timer	(Prohibit											
	Register7H	RMW)	t W Undefined										
	Capture												
CAP3L	Register3L	44H		R									
	Registers			Undefined									
	Capture					-	•						
CAP3H	Register3H	45H				F							
	g			Undefined									
	Capture	_											
CAP4L	Register4L	46H	R										
	_					Unde ⁻							
CABALL	Capture	4711											
САР4Н	Register4H	47H	-			R							
			$\overline{}$		CADSIN	Unde		CLE	TECL V1	T5CLK0			
	16 bit		\vdash		CAP3IN W	: CAP34IVI I	CAP34M0	CLE R/W	T5CLK1	T5CLK0			
	Timer 5				1	0	0	. 0	0	0			
	Source				: '			: 0	-				
T5MOD	CLK &	48H			0 : Soft-	Capture 7 00 : Disak			Source 00 : TI6	CIOCK			
	MODE				Capture	00 : Disal	TI7 ↑	1:UC5	00 : 118 01 : φT1				
	INIODE				1 : Don't	10 : TI6	TI6 .	Clear	10 : φT4				
					care		↑ TFF1 ↓	Enable	11 : φT16				
					CAP4T6	CAP3T6		FOSTS	TFF6C1	TFF6C0			
			$\overline{}$		CAP410		EQ7T6	EQ6T6		-			
	16 bit				0	R/	0	0	V	<u>v</u> 1			
T5FFCR	Timer 5	49H			: 0		•	: 0		•			
ISFFCK	Flip-Flop	490				1 FF6 Inve	ert Trigger		00 : Inve				
	Control			0 : Trigger Disable 01 : Set TFF6 1 : Trigger Enable 10 : Clear TFF6									
I						1.111996	. LIIODIC		10 : Clea				

(7) Serial Channel Control

Symbol	Name	Address	7	6	5	4	3	2	1	0
	Serial	50H	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0
SC0BUF		(Prohibit	TB7	ТВ6	TB5	TB4	ТВ3	TB2	RB1	TB0
30050.	Buffer	•			R (R	eceiving) / W		on)		
		,				Unde		:		
			RB8	EVEN		OERR	PERR	FERR		IOC
	Serial		R		W		red to 0 by re			/W
CCOCD		F411	undefined		0	0	0	. 0	0	0
SC0CR	Channel 0	51H	Receiving		1:		1: Error	<u>-</u>	0: SCLK0	
	Control		data bit 8	:	Parity	Overrun	Parity	Framing	. —	SCLK0 pin
			İ	1: Even	Enable				1: SCLK0	
			TB8	CTSE0	RXE	WU	SM1	: SM0	SC1	SC0
	i		150	: 01320	: 10(2	: VV C		: 51410	; 301	; 500
			undefined	: 0	: 0	: 0	· 0	: 0	: 0	: 0
SC0-	Serial		Transmisson		•	1:	00: I/O Inte	· · ·	00: TO2 Tr	•
	Channel 0	52H	l	:	:	Wake up	:		00: 102 11 01: Baud r	
MOD	Mode		data bit 8	Enable			10: UART 8		gener	
	i			Enable	Enable	Enable	10. UART 9			
				:	:	:	II. UAKI 9	bit	10: Interna	•
	ļ								11: External	
	i				BR0CK1	BR0CK0		-	: BR0S1	: BR0S0
	i		R/W	<u> </u>				W	:	
DDOCD	Baud Rate	F211	0			0	0	0	<u>: 0</u>	0
BR0CR	0 Control	53H	Fix at		00:		0000: 16	Set freque	ency divisor	
			"0"		01:		00017	DIVISIONS		
	i				10:	∌ ≀ 8 ∌T32	to >1	to 15 Divisions		
			RB7	RB6		₽132 : RB4	RB3	: RB2	RB1	: RB0
	Serial	54H	TB7	TB6	TB5	TB4	TB3	TB2	RB1	TB0
SC1BUF		(Prohibit	· · · · ·	: 150	•	eceiving) / W	•	•	; 1151	; 150
	Buffen	RMW)				Unde ⁻		011)		
			RB8	: EVEN	PE	OERR	PERR	: FERR	SCLKS	: IOC
			R	R/	<u>-</u>	R (Clea	red to 0 by re	eading)	R	/W
	Serial		undefined		0	0		. 0	0	0
SC1CR	Channel 1	55H	Receiving		1:	:	1: Error	•	0: SCLK1	1: Input
	Control	1	_		Parity			Framing	()	SCLK1 pin
			i uata bito			:		:	. (
			uala bil o		Enable	:		:	1.3CLK1	
			uata bit 6	1: Even	Enable				1. SCLKÍ	
			TB8		Enable RXE	WU	SM1	SM0	1. SCLKÍ V_) SC1	SC0
				1: Even				SM0		SC0
				1: Even		WU		SM0	SC1	SC0
SC1-	Serial	561	TB8	1: Even CTSE1	RXE (0→1)	WU R/\	W 0		SC1	. 0
SC1- MOD	Serial Channel 1	56H	TB8	1: Even CTSE1 0 1:	RXE (0→1) 1:	WU R/\	0 0: I/O	. 0	SC1 0	0 Frigger
	Serial	56H	TB8 undefined Transmisson	1: Even CTSE1 0 1:	RXE (0→1) 1: Receive	WU R/\ 0 1: Wake up	0 00: I/O 01: UA 10: UA	0 Interface RT 7 bit RT 8 bit	SC1 0 00: TO2 01: Baud gene	0 Frigger rate rator
	Serial Channel 1	56H	TB8 undefined Transmisson	1: Even CTSE1 0 1: CTS1	RXE (0→1) 1: Receive	WU R/\ 0 1: Wake up	0 00: I/O 01: UA 10: UA	0 Interface RT 7 bit	0 00: TO2 01: Baud gene 10: Inter	i 0 Frigger rate rator nal clock ∮1
	Serial Channel 1	56H	TB8 undefined Transmisson	1: Even CTSE1 0 1: CTS1	RXE (0→1) 1: Receive Enable	WU R^ 0 1: Wake up Enable	0 00: I/O 01: UA 10: UA 11: UA		0 00: TO2 01: Baud gene 10: Inter 11: Extern	∷ 0 Frigger rate rator nal clock φ1 al clock SCLK1
	Serial Channel 1	56H	TB8 undefined Transmisson data bit 8	1: Even CTSE1 0 1: CTS1	RXE (0→1) 1: Receive	WU R/\ 0 1: Wake up	0 00: I/O 01: UA 10: UA 11: UA	0 Interface RT 7 bit RT 8 bit RT 9 bit	0 00: TO2 01: Baud gene 10: Inter 11: Extern	i 0 Frigger rate rator nal clock ∮1
	Serial Channel 1	56H	TB8 undefined Transmisson data bit 8 - R/W	1: Even CTSE1 0 1: CTS1	RXE (0→1) 1: Receive Enable BR1CK1	WU R/ 0 1: Wake up Enable BR1CK0	0 00: I/O 01: UA 10: UA 11: UA BR153	0 Interface RT 7 bit RT 8 bit RT 9 bit	0 00: TO2 01: Baud gene 10: Inter 11: Extern BR1S1	0 Frigger rate rator nal clock φ1 al clock SCLK1 BR1S0
MOD	Serial Channel 1		TB8 undefined Transmisson data bit 8 - R/W 0	1: Even CTSE1 0 1: CTS1	RXE (0→1) 1: Receive Enable BR1CK1	WU R/ 0 1: Wake up Enable BR1CK0	0 00: I/O 01: UA 10: UA 11: UA	0 Interface RT 7 bit RT 8 bit RT 9 bit BR152	0 00: TO2 01: Baud gene 10: Inter 11: Extern BR1S1	∷ 0 Frigger rate rator nal clock φ1 al clock SCLK1
	Serial Channel 1 Mode	56H 57H	TB8 undefined Transmisson data bit 8 - R/W 0 Fix at	1: Even CTSE1 0 1: CTS1	RXE (0→1) 1: Receive Enable BR1CK1	WU R 0 1: Wake up Enable BR1CK0 0	0 00: I/O 01: UA 10: UA 11: UA BR1S3	0 Interface RT 7 bit RT 8 bit RT 9 bit BR152 //W 0 Set freque	0 00: TO2 01: Baud gene 10: Inter 11: Extern BR1S1	0 Frigger rate rator nal clock φ1 al clock SCLK1 BR1S0
MOD	Serial Channel 1 Mode		TB8 undefined Transmisson data bit 8 - R/W 0	1: Even CTSE1 0 1: CTS1	RXE (0→1) 1: Receive Enable BR1CK1 0 00: 01:	WU R/ 0 1: Wake up Enable BR1CK0 0	00: I/O 01: UA 10: UA 11: UA BR1S3 R 0	0 Interface RT 7 bit RT 8 bit RT 9 bit BR1S2 //W 0 Set freque 6 Divisions	0 00: TO2 01: Baud gene 10: Inter 11: Extern BR1S1	0 Frigger rate rator nal clock φ1 al clock SCLK1 BR1S0
MOD	Serial Channel 1 Mode		TB8 undefined Transmisson data bit 8 - R/W 0 Fix at	1: Even CTSE1 0 1: CTS1	RXE (0→1) 1: Receive Enable BR1CK1 0 00: 01: 10:	WU R 0 1: Wake up Enable BR1CK0 0	00: I/O 01: UA 10: UA 11: UA BR1S3 R 0	0 Interface RT 7 bit RT 8 bit RT 9 bit BR152 //W 0 Set freque	0 00: TO2 01: Baud gene 10: Inter 11: Extern BR1S1	0 Frigger rate rator nal clock φ1 al clock SCLK1 BR1S0
MOD	Serial Channel 1 Mode		TB8 undefined Transmisson data bit 8 - R/W 0 Fix at	1: Even CTSE1 0 1: CTS1	RXE (0→1) 1: Receive Enable BR1CK1 0 00: 01: 10:	WU R/ 0 1: Wake up Enable BR1CK0 0	00: I/O 01: UA 10: UA 11: UA BR1S3 R 0	0 Interface RT 7 bit RT 8 bit RT 9 bit BR152 //W 0 Set freque 6 Divisions to 15 Divisions	SC1 0 00: TO2 01: Baud gene 10: Inter 11: Extern BR1S1 0 ency divisor	0 Frigger rate rator nal clock φ1 al clock SCLK1 BR1S0
MOD	Serial Channel 1 Mode		TB8 undefined Transmisson data bit 8 - R/W 0 Fix at	1: Even CTSE1 0 1: CTS1	RXE (0→1) 1: Receive Enable BR1CK1 0 00: 01: 10:	WU R 0 1: Wake up Enable BR1CK0 0	00: I/O 01: UA 10: UA 11: UA BR1S3 R 0	0 Interface RT 7 bit RT 8 bit RT 9 bit BR1S2 W 0 Set freque 6 Divisions to 15 Divisions	SC1 0 00: TO2 01: Baud gene 10: Inter 11: Extern BR1S1 0 ency divisor	0 Frigger rate rator nal clock φ1 al clock SCLK1 BR1S0
MOD BR1CR	Serial Channel 1 Mode Baud Rate 1 Control	57H	TB8 undefined Transmisson data bit 8 - R/W 0 Fix at	1: Even CTSE1 0 1: CTS1	RXE (0→1) 1: Receive Enable BR1CK1 0 00: 01: 10:	WU R 0 1: Wake up Enable BR1CK0 0	0 00: I/O 01: UA 11: UA 11: UA BR1S3 R. 0 0000: 11 00001 to 11111 ODE34	0 Interface RT 7 bit RT 8 bit RT 9 bit BR1S2 W 0 Set freque 6 Divisions to 15 Divisions ODE33 R	SC1 0 00: TO2 01: Baud gene 10: Interi 11: Extern BR1S1 0 ency divisor	0 Frigger rate rator nal clock BR1S0 0 ODE60
MOD	Serial Channel 1 Mode Baud Rate 1 Control		TB8 undefined Transmisson data bit 8 - R/W 0 Fix at	1: Even CTSE1 0 1: CTS1	RXE (0→1) 1: Receive Enable BR1CK1 0 00: 01: 10:	WU R^ 0 1: Wake up Enable BR1CK0 0	0 00: I/O 01: UA 11: UA 11: UA BR1S3 R. 0 0000: 11 00001 to 11111 ODE34	0 Interface RT 7 bit RT 8 bit RT 9 bit BR1S2 W 0 Set freque 6 Divisions to 15 Divisions ODE33 R 0	SC1 0 00: TO2 01: Baud gene 10: Inter 11: Extern BR1S1 0 ency divisor	0 Frigger rate rator nal clock
MOD BR1CR	Serial Channel 1 Mode Baud Rate 1 Control Serial Open	57H 58H	TB8 undefined Transmisson data bit 8 - R/W 0 Fix at	1: Even CTSE1 0 1: CTS1	RXE (0→1) 1: Receive Enable BR1CK1 0 00: 01: 10:	WU R/ 0 1: Wake up Enable BR1CK0 0 \$T0 \$T2 \$T8 \$T32	0 00: I/O 01: UA 10: UA 11: UA BR1S3 R. 0 0000: 11 00001 to 11111 ODE34	0 Interface RT 7 bit RT 8 bit RT 9 bit BR1S2 W 0 Set freque 6 Divisions to 15 Divisions ODE33 R 0	SC1 0 00: TO2 01: Baud gene 10: Interi 11: Extern BR1S1 0 ency divisor	0 Frigger rate rator nal clock BR1S0 0 ODE60

(8) Serial Bus Interface Control (1/2)

Symbol	Name	Address	7	6	5	4	3	2	1	0
			BC2	BC1	BC0	ACK		SCK2	SCK1	SCK0
		4BH		W		R/W			W	
		(I ² C Bus	0	0	0	0	:	0	0	0
		Mode)	Number of	transfer bits		Acknowledge	:	Setting of th	ne divide valı	ue "n"
			000: 8	100: 4		mode		000: 4	100: 8	
		(Prohibit	001: 1	101: 5		specification		001: 5	101: 9	
	Serial Bus	RMW)	010: 2	110: 6		0: Disable		010: 6	110: 10	
SBICR1	Interface	(((((((((((((((((((((((((((((((((((((011: 3	111: 7		1: Enable		011: 7	111: (re	served)
SBICKI	Control	45.1	SIOS	SIOINH	SIONH	SIOM0		SCK2	SCK1	SCK0
	Register 1	4BH		V	V				W	
		(SIO	0	0	0	0		0	0	0
		Mode)	Indicate	Continue	Transfer mo	de Select	:	Serial clock	selection	-
		İ	transfer	/ Abort	00: 8-bit tra	nsmit	:	000: f _{FPH} /2 ⁵	100: f _{FPH} /29	
		(Prohibit	start / stop	transfer	01: (reserve	d)		001: f _{FPH} /2 ⁶	101: f _{FPH} /2 ¹⁰	
		RMW)	0: Stop	0: Continue	10: 8-bit trans	smit/receive		010: f _{FPH} /2 ⁷	110: f _{FPH} /2 ¹¹	
		1(10100)	1: Start	1: Abort	11: 8-bit red	eive	•	011: f _{FPH} /28	111: External	lock (SCK pin)
			MST	TRX	BB	PIN	SBIM1	SBIM0	-	-
				•	V	V		•		
			0	0	0	1	0	0	0	0
		4EH	_	Transmitter		Cancel	Serial bus in	terface	:	-
		(I ² C Bus	/ Slave		generation		operating m		:	
		Mode)	selection	selection	(when the	request	selection		:	
			0: Slave	0: Receiver		0: Don't	00: Port mo	de		
				1: Transmitter		care	01: SIO mod	le	:	
	Serial Bus	(Prohibit		İ	"1")	1: Cancel	10: I2C bus r	node	:	
		l `		:	0: Stop		11: (Reserve	ed)	:	
SBICR2	Interface	RMW)		:	1: Start				:	
	Control		_	-	-	_	SBIM1	SBIM0	-	-
	Register 2			:			V	V		
		4EH	0	0	0	1	0	0	0	0
		(SIO	├	: 	: 	 	Serial bus in	. •	:	
		Mode)		:	:		operating m			
				:	:		selection		İ	
				:	:		00: Port mo	de		
		/p	•				01: SIO mod		:	
		(Prohibit			:		10: I2C bus r	node		
		RMW)		:	:		:11: (reserved)		:	
			MST	: TRX	: BB	PIN	AL	AAS	AD0	LRB
		4EH				R	 }	•		
			0	: 0	0	1	: 0	0	: 0	. 0
		(I ² C Bus	Master	Transmitter		INTS2	Arbitration		GENERAL	Last
		Mode)	/ Slave	/ Receiver	status	request	lost	address	CALL	received bit
			selection	selection	•	status	detection	much	:	monitor
			status	status	0: Bus free		monitor	detection	monitor	0: "0"
		(Prohibit	monitor	monitor	1: Bus busy	0: Request	1: detect	monitor	1: detect	1: "1"
		RMW)		0: Receiver		1: Cancel		1: detect	:	
	Serial Bus		1: Master	1: Transmitter	<u>: </u>		<u> </u>		<u>:</u>	
SBISR	Interface		_	-	_	_	SIOF	SEF	_	-
אנופנ	Control			:			<u> </u>	₹	:	
	Register 2	45	0	0	0	1	0	0	0	0
	-	4EH		:	:		Serial	Sift	:	
		(SIO					transfer	operating		
		Mode)			i.		operating	status		
							status	monitor		
			1				monitor	0: Termi-		
				•	Ė		0: Termi-	nated	•	
		(Prohibit		:	:		•	1: In	:	
				:	:		1: ln	process	:	
		RMW)		<u> </u>			process		<u> </u>	

Serial Bus Interface Control (2/2)

Symbol	Name	Address	7	6	5	4	3	2	1	0	
										SWRST	
				:	:	:	:	:	:	: R/W	
	Serial Bus	4FH			<u> </u>		<u> </u>	<u> </u>	:	0	
SBICR3	Interface Status			:	:		:	:		Software	
	Register 3									reset 0: –	
	inegister 5				:					1: Initialize	
									:	SBI	
	Serial Bus Interface Data Buffer Register (Prohibit RMW)	face 4CH ter ibit	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	
						R (receive)	/ W (send)				
SBIDBR							. ,				
						Unde	fined				
			SA6	SA5	SA4	SA3	SA2	SA1	SA0	ALS	
						٧	V				
•	I ² C Bus	4DH	0	0	0	0	0	0	0	0	
12CAR	Address Register	ress (FIOIIDIC)									
		(((((((((((((((((((((((((((((((((((((recognitio n mode						
					0: Enable						
										1: Disable	

(9) Watch Dog Timer

Symbol	Name	Address	7	7 6 5 4 3 2 1 0										
			WDTE	WDTP1	WDTP0	WARM	HALTM1	HALTM0	RESCR	DRVE				
						R/\	w							
	Watch-		1	0	0	0	0	. 0	0	0				
WD-	dog	5CH		00: 2 ¹⁵ /f _S	YS	: Warm-up	HALTM	ode	1:	1: Drive				
MOD	Timer		1: WDT	01: 2 ¹⁷ /f _s	YS	Time	00: RUN	mode	Connect	the pin				
Mode			Enable	10: 2 ¹⁹ /f _S	YS	0: 2 ¹⁴ /inputted	01: STOF	o mode	internally	in STOP				
				11: 2 ² ¹ /f _S	YS	frequency	10: IDLE	1 mode	WDT out to	mode				
						1: 2 ¹⁶ /inputted	11: IDLE	2 mode	Reset Pin					
						frequency								
	Watch-		<u> </u>											
	dog Timer	5DH	W											
WDCR	Control	חטכ	_											
	Register													

(10) A/D Converter Control


Symbol	Name	Address	7	6	5	4	: 3	2	1	0	
			EOCF	ADBF	_	-	ITM0	REPET	SCAN	ADS	
	A /D			R	:		R/\	W			
A D. 40D	A/D		0	0	0	0	0	0	0	0	
ADMOD 0	Mode Control Register 0	5EH	1: End	1: Busy	(Note) Alw "0"	ays write	0: Every conversion 1: Every four conversion		0: fixed- channel 1: Scan	1: START	
			VREFON			: -	ADTRG	ADCH2	ADCH1	ADCH0	
	A/D		R/W	:		:		R/W	-		
ADMOD	Mode		1	<u> </u>	:	0	: 0	. 0	. 0	0	
1	Control Register 1	5FH	0: OFF 1: ON			(Note) Always write "0"	External trigger start control 0: Disable 1: Enable	Cł	Analog Inpu nannel Selecti		
*1)	A/D		ADR01	ADR00						ADD0RF	
AD	Conversion			₹						R	
	Result	60H	Unde	fined	<u>:</u>	<u>:</u>	<u> </u>			0	
REG04L	Register 0/4 Low		Stores lower t	wo bits of A/D sult						Conversion result stored flag	
	A/D		ADR09	ADR08	ADR07	ADR06	ADR05	ADR04	ADR03	ADR02	
AD	Conversion Result	61H					R				
REG04H	Register	ΦIΠ					efined				
	0/4 High			Stores upper eight bits of A/D conversion result							
*1)	A/D		ADR11	ADR10						ADD1RF	
AD	Conversion Result	lt 62H		₹	:	<u>:</u>				R	
			Unde	fined	<u>:</u>	<u>:</u>				0	
REG15L	Register 1/5 Low		Stores lower t	wo bits of A/D sult						Conversion result stored flag	
	A/D .		ADR19	ADR18	ADR17	ADR16	ADR15	ADR14	ADR13	ADR12	
AD	Conversion Result	63H		R							
REG15H	Register	0311		Undefined							
	1/5 High				Stores upp	er eight bits	of A/D conve	rsion result			
*1)	A/D		ADR21	: ADR20						: ADD2RF	
AD	Conversion			₹						R	
REG26L	Result	64H	Unde	fined	<u>:</u>	<u> </u>		<u> </u>		0	
REGZOE	Register 2/6 Low		Stores lower to	wo bits of A/D sult						Conversion result stored flag	
	A/D		ADR29	ADR28	ADR27	ADR26	ADR25	ADR24	ADR23	ADR22	
AD	Conversion Result	65H					R				
REG26H	Register	0511					efined				
	2/6 High				Stores upp	er eight bits	of A/D conve	rsion result			
*1)	A/D		ADR31	ADR30						ADD3RF	
AD	Conversion			₹	<u>:</u>	<u>:</u>				R	
REG37L	Result	66H	Unde	fined		<u> </u>		<u> </u>		0	
REG37L	Register 3/7 Low		Stores lower to	wo bits of A/D sult						Conversion result stored flag	
	A/D		ADR39	ADR38	ADR37	ADR36	ADR35	ADR34	ADR33	ADR32	
AD	Conversion Result	67H			R						
REG37H	Register	0/11					efined				
	3/7 High				Stores upper eight bits of A/D conversion result						

Converted data of channel 'X'

bits of this register are always read as "1".

Bit 0 conversion result stored flag bit < ADRXRF> < ADRXRF> is set to "1" when the A/D conversion result is stored.

Reading either the ADREGXH or the ADREGXL registers clears <ADRXRF> to "0".



^{*1:} Data to be stored in A/D Conversion Result Reg Low are the lower 2 bits of the conversion result. The contents of the 5 to 1 bits of this register are always read as "1".


6. PORT SECTION EQUIVALENT CIRCUIT DIAGRAM

• Reading The Circuit Diagram


Basically, the gate symbols written are the same as those used for the standard CMOS logic IC [74HCXX] series.

The dedicated signal is described below.


- STOP: This signal becomes active "1" when the halt mode setting register is set to the STOP mode (WDMOD<HALTM1, 0>=0, 1) and the CPU executes the HALT instruction. When the drive enable bit WDMOD<DRVE> is set to "1", however, STOP remains at "0".
- The input protection resistans ranges from several tens of ohms to several hundreds of ohms.
- P0 (AD0 to AD7), P1 (AD8 to AD15 / A8 to A15), P33, P34, P4, P7




■ P2 (A16 to A23, A0 to A7), P32, P61, P62, P64, P65




■ P30(RD), P31(WR)




■ P35 (INT0)




■ P50 to P52 (AN0 to AN2), P54 to P57 (AN4 to AN7)




■ P53 (AN3 /ADTRG)




■ P60 (TXD0), P63 (TXD1)




■ P66 (XT1), P67 (XT2)




■ NMI




■ CLK




■ EA




■ AM8/16




ALE




■ RESET



■ X1, X2



■ VREFH, VREFL



7. POINTS OF CONCERN AND RESTRICTION

- (1) Notation
 - ① Explanation of a built-in I/O register: Register Symbol < Bit Symbol > e.g.) TRUN < TORUN > · · · Bit TORUN of Register TRUN
 - 2 Read, Modify and Write Instruction

An instruction in which the CPU executes following by one instruction.

- 1. CPU reads data of the memory.
- 2. CPU modifies the data.
- 3. CPU writes the data to the same memory.
- ex1) SET 3, (TRUN) ··· set bit 3 of TRUN
- ex2) INC 1, (100H) ··· increment the data of 100H
- A sample Read, Modify and Write instructions using the TLCS-900 Exchange

```
\mathbf{E}\mathbf{X}
         (mem), R
Arithmetic Operation
  ADD
        (mem), R/\#
                          ADC
                                (mem), R/\#
         (mem), R/\#
                          SBC
                                (mem), R/\#
  SUB
  INC
         #3, (mem)
                          DEC
                                #3, (mem)
Logical Operation
  AND (mem), R/#
                          OR
                                (mem), R/\#
  XOR
        (mem), R/\#
Bit Manipulation
  STCF #3/A, (mem)
                          SET
                                #3, (mem)
  RES
         #3, (mem)
                          TEST #3, (mem)
  CHG #3, (mem)
Rotate and Shift
  RLC
         (mem)
                          RRC
                                (mem)
  RL
                                (mem)
         (mem)
                          RR
  SLA
                          SRA
         (mem)
                                (mem)
  SLL
                          SRL
         (mem)
                                (mem)
  RLD
         (mem)
                          RRD
                                (mem)
```

③ fc, fs, f_{FPH}, f_{SYS}, 1 state

The clock frequency input from pins X1 and X2 pin is called fc, and the clock frequency input from XT1, XT2 pin is called fs. The clock frequency selected by SYSCR1<SYSCK, GEAR2 to 0> is called system clock f_{FPH}, and the clock frequency given by f_{FPH} divided by 2 is called f_{SYS}. One cycle of f_{SYS} is called 1 state.

(2) Care Points

① $\overline{\mathrm{EA}}$, AM8 / $\overline{16}$ pin

Fix these pins Vcc or Vss unless changing voltage.

② TEST1, TEST2 pin

Connect TEST1 pin with TEST2 pin.

3 HALT Mode (IDLE1)

When IDLE1 mode (oscillator operation only) is used, set TRUN < PRRUN > to "0" to stop prescaler before "HALT" instruction is executed.

4 Warmingup Counter

The warm-up counter operates when STOP mode is released even if the system is using an external oscillator. As a result, it takes warm-up time from inputting the releasing request to outputting the system clock.

⑤ Programmable Pull Up Resistance

The programmable pull up resistances can be turned ON / OFF by the program when the ports are used as input ports. When the ports are used as the output ports, they can not be selected ON/OFF by the program.

The data registers (e.g. P6 register) are used for the pull-up resistors ON/OFF. Consequently, Read-modify-write instructions are prohibited.

6 WatchDog Timer

The watchdog timer starts operation immediately after the reset is released. When the watchdog timer is not used, disable it.

7 A/D Converter

The string register between VREFH and VREFL pins can be cut by a program to reduce power consumption. When the Standby mode is used, disable the resistor using the program before the "HALT" instruction is executed.

® CPU (Micro DMA)

Only the "LDC cr, r", "LDC r, cr" instructions can be used to access the control registers in the CPU (like the transfer source address register (DMASn)).