Data Book

16bit Micro controller TLCS-900/L1 series

TMP91C815F

REV4.2 September 7, 2001

Table of Contents

TLCS-900/L1 Devices

TMP91C815F

| l. | OUTLINE AND DEVICE CHARACTERISTICS | 91C815-1 |
|----|------------------------------------------------------|------------|
| 2. | PIN ASSIGNMENT AND PIN FUNCTIONS | 91C815-4 |
| | 2.1 Pin Assignment Diagram | 91C815-4 |
| | 2.2 Pin Names and Functions | 91C815-6 |
| 3. | OPERATION | 91C815-9 |
| | 3.1 CPU | 91C815-9 |
| | 3.1.1 Reset | 91C815-9 |
| | 3.2 Memory Map | 91C815-11 |
| | 3.3 Triple clock, Stand-by function, Noise reduction | 91C815-12 |
| | 3.4 Interrupts | 91C815-36 |
| | 3.5 Functions of Ports | 91C815-51 |
| | 3.5.1 Port 1 | 91C815-55 |
| | 3.5.2 Port 2 | 91C815-56 |
| | 3.5.3 Port 5 | 91C815-58 |
| | 3.5.4 Port 6 | 91C815-61 |
| | 3.5.5 Port 7 | 91C815-62 |
| | 3.5.6 Port 8 | 91C815-68 |
| | 3.5.7 Port 9 | 91C815-69 |
| | 3.5.8 Port A | 91C815-70 |
| | 3.5.9 Port B | 91C815-71 |
| | 3.5.10 Port C | 91C815-74 |
| | 3.5.11 Port D | 91C815-77 |
| | 3.6 Chip Select / Wait Controller | 91C815-79 |
| | 3.7 8-bit Timers(TMRA) | 91C815-89 |
| | 3.8 MMU | 91C815-109 |
| | 3.9 Serial Channel | 91C815-120 |
| | 3.10Serial Bus Interface | 91C815-152 |
| | 3.11Analog / Digital Converter | 91C815-181 |
| | 3.12Watch Dog Timer | 91C815-191 |
| | 3.13RTC | 91C815-197 |
| | 3.14LCD Controller | 91C815-211 |
| | 3.15Melody / Alarm Generator | 91C815-229 |
| 1. | <u>.</u> | 91C815-235 |
| 5. | | 91C815-248 |
| 5. | | 91C815-272 |
| 7. | | 91C815-274 |
| • | | ·· · |

Data Book modification history

| REV/DATE | page | Modification item | Reason |
|-------------------------|-------|-------------------------------------|--------|
| Rev40/25-July-2001 | 13,16 | Add to description of DFM operation | |
| _ | 23,24 | | |
| | 154 | SBI: BIT2,3 Flocked → Clocked | |
| | 155 | SBI: modify the explanation of BIT6 | |
| | 122 | SIO: SC0MOD0 → SC1MOD0 | |
| | 17 | CLK: bit0 Fc → fs | |
| | 225,6 | MLD: Add to "TA3OUT" in figure | |
| | 131 | SIO: last → stop in table | |
| | | All modify of LCDC pages | |
| | 17 | CLK: EMCCR3 Ø BIT 0:2 | |
| | 4 | PIN: delete part of P74, P75 | |
| | 7,8 | Modify pin name "HRESET, MLDALM" | |
| | 12 | CLK: modify figure | |
| | 55 | PORT1: AD → D8 toD15 | |
| | 62 | Modify PORT70's figure | |
| | 64 | PORT72: delete mistake pin "HRESET" | |
| | 65 | Delete mistake pin "SALEH" | |
| | 156 | SBI: Bit6 Transmitter, Receiver | |
| | 160 | Modify description | |
| | 166 | Add to the figure | |
| | 115 | Add to the figure | |
| Rev41/21-August-2001 | 14 | CPU: modify the figure | |
| Rev42/07-September-2001 | 247 | Murata factory URL added | |
| Rev42/07-September-2001 | 242 | SIO electric charcterestic mistake | |
| | | | |
| | | | |

CMOS 16-Bit Microcontrollers TMP91C815F

OUTLINE AND FEATURES

TMP91C815F is a high-speed 16-bit microcontroller designed for the control of various mid- to large-scale equipment.

TMP91C815F comes in a 128-pin flat package.

Listed below are the features.

- (1) High-speed 16-bit CPU (900/L1 CPU)
 - Instruction mnemonics are upward-compatible with TLCS-90
 - 16 Mbytes of linear address space
 - General-purpose registers and register banks
 - 16-bit multiplication and division instructions; bit transfer and arithmetic instructions
 - Micro DMA: 4 channels (1.0 µs/2 bytes at 16 MHz)
- (2) Minimum instruction execution time: 148 ns (at 27 MHz)
- (3) Built-in RAM: 8 Kbytes Built-in ROM: None
- (4) External memory expansion
 - Expandable up to 136M bytes (shared program/data area)
 - Can simultaneously support 8-/16-bit width external data bus (Dynamic data bus sizing)
 - · Separate bus system
- (5) 8-bit timers: 4 channels
- (6) General-purpose serial interface: 2 channels
 - UART/Synchronous mode: 2 channels
 - IrDA Ver.1.0 (115.2kbps) mode selectable: 1 channel
- (7) Serial bus interface: 1 channel
 - I2C bus mode/clock synchronous mode selectable

980508TBA1

- For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance / Handling Precautions.
- TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.
- The products described in this document are subject to foreign exchange and foreign trade laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.




Purchase of TOSHIBA I²C components conveys a license under the Philips I²C Patent Rights to use these components in an I²C system, provided that the system conforms to the I²C Standard Specification as defined by Philips.

- (8) LCD controller
 - Adapt to both Shift register type and Built-in RAM type LCD driver
- (9) Timer for real-time clock (RTC)
 - Based on TC8521A
- (10) Key-on wake up (Interrupt key input)
- (11) 10-bit A/D converter: 8 channels
- (12) Watch dog timer
- (13) Melody/Alarm generator
 - Melody: Output of clock 4 to 5461Hz
 - Alarm: Output of the 8 kinds of alarm pattern
 - Output of the 5 kinds of interval interrupt
- (14) Chip select/Wait controller: 4 channels
- (15) MMU
 - Expandable up to 136M bytes (4 local area/8bank method)
- (16) Interrupts: 39 interrupts
 - 9 CPU interrupts: Software interrupt instruction and illegal instruction
 - 24 internal interrupts: 7 priority levels are selectable
 - 6 external interrupts: 7 priority levels are selectable (among 4 interrupts are selectable edge mode)
- (17) Input/output ports: 61 pins (@External 16-bit data bus memory)
- (18) Stand-by function

Three Halt modes: Idle2 (programmable), Idle1 and Stop

- (19) Triple-clock controller
 - Clock doubler (DFM) circuit is inside
 - Clock gear function: Select a High-frequency clock fc/1 to fc/16
 - RTC (fs=32.768kHz)
- (20) Operating voltage
 - VCC = 2.7 V to 3.6 V (fc max = 27 MHz)
 - VCC = 1.8 V to 3.6 V (fc max = 10 MHz)
- (21) Package
 - 128-pin QFP: TQFP128 P -1414 0.4



(): Initial Function After Reset

Figure 1.1 TMP91C815F Block Diagram

2. PIN ASSIGNMENT AND PIN FUNCTIONS

The assignment of input/output pins for the TMP91C815F, their names and functions are as follows:

2.1 Pin Assignment Diagram

Figure 2.1 shows the pin assignment of the TMP91C815F.




Figure 2.1.1 Pin assignment diagram (128-pin QFP)

2.2 PAD Layout

| (Chi _l | p size 5.33mr | n × 5.35n | nm) | | | | | | I | Item | (um) |
|-------------------|---------------|-----------|-------|-----|-------|-------|-------|-----|-------|-------|-------|
| PIN | Name | X | Y | PIN | Name | X | Y | PIN | Name | X | Y |
| no | | point | point | No | | point | point | No | | point | point |
| 1 | VREFL | -2532 | 1982 | 44 | PD0 | -443 | -2542 | 87 | P24 | 2524 | 825 |
| 2 | AVSS | -2532 | 1865 | 45 | PD1 | -323 | -2542 | 88 | P25 | 2524 | 953 |
| 3 | AVCC | -2532 | 1748 | 46 | PD2 | -202 | -2542 | 89 | P26 | 2524 | 1081 |
| 4 | P90 | -2532 | 1435 | 47 | PD3 | -81 | -2542 | 90 | P27 | 2524 | 1209 |
| 5 | P91 | -2532 | 1318 | 48 | PD4 | 40 | -2542 | 91 | /RD | 2524 | 1337 |
| 6 | P92 | -2532 | 1201 | 49 | D0 | 160 | -2542 | 92 | /WR | 2524 | 1465 |
| 7 | P93 | -2532 | 1084 | 50 | D1 | 281 | -2542 | 93 | P52 | 2524 | 1593 |
| 8 | P94 | -2532 | 967 | 51 | D2 | 402 | -2542 | 94 | P53 | 2524 | 1721 |
| 9 | P95 | -2532 | 850 | 52 | D3 | 522 | -2542 | 95 | P54 | 2524 | 1849 |
| 10 | P96 | -2532 | 733 | 53 | D4 | 643 | -2542 | 96 | P55 | 2524 | 1981 |
| 11 | P97 | -2532 | 616 | 54 | D5 | 764 | -2542 | 97 | P56 | 1975 | 2532 |
| 12 | PA0 | -2532 | 499 | 55 | D6 | 885 | -2542 | 98 | P60 | 1858 | 2532 |
| 13 | PA1 | -2532 | 382 | 56 | D7 | 1005 | -2542 | 99 | P61 | 1741 | 2532 |
| 14 | PA2 | -2532 | 265 | 57 | P10 | 1126 | -2542 | 100 | P62 | 1624 | 2532 |
| 15 | PA3 | -2532 | 148 | 58 | P11 | 1247 | -2542 | 101 | P63 | 1507 | 2532 |
| 16 | PA4 | -2532 | 31 | 59 | P12 | 1368 | -2542 | 102 | P64 | 1390 | 2532 |
| 17 | PA5 | -2532 | -86 | 60 | P13 | 1488 | -2542 | 103 | P65 | 1273 | 2532 |
| 18 | PA6 | -2532 | -203 | 61 | P14 | 1609 | -2542 | 104 | P66 | 1156 | 2532 |
| 19 | PA7 | -2532 | -320 | 62 | P15 | 1730 | -2542 | 105 | P67 | 1039 | 2532 |
| 20 | PB0 | -2532 | -437 | 63 | P16 | 1849 | -2542 | 106 | P70 | 922 | 2532 |
| 21 | PB1 | -2532 | -554 | 64 | P17 | 1968 | -2542 | 107 | P71 | 805 | 2532 |
| 22 | PB2 | -2532 | -671 | 65 | A0 | 2524 | -1991 | 108 | P72 | 688 | 2532 |
| 23 | PB3 | -2532 | -788 | 66 | A1 | 2524 | -1864 | 109 | P73 | 571 | 2532 |
| 24 | PB4 | -2532 | -905 | 67 | A2 | 2524 | -1736 | 110 | P74 | 454 | 2532 |
| 25 | PB5 | -2532 | -1022 | 68 | A3 | 2524 | -1608 | 111 | P75 | 337 | 2532 |
| 26 | PB6 | -2532 | -1139 | 69 | A4 | 2524 | -1480 | 112 | P76 | 220 | 2532 |
| 27 | PC0 | -2532 | -1256 | 70 | A5 | 2524 | -1351 | 113 | P77 | 102 | 2532 |
| 28 | PC1 | -2532 | -1373 | 71 | A6 | 2524 | -1224 | 114 | PD5 | -14 | 2532 |
| 29 | PC2 | -2532 | -1490 | 72 | A7 | 2524 | -1095 | 115 | PD6 | -131 | 2532 |
| 30 | PC3 | -2532 | -1607 | 73 | A8 | 2524 | -967 | 116 | PD7 | -248 | 2532 |
| 31 | AM0 | -2532 | -1724 | 74 | A9 | 2524 | -839 | 117 | DVCC3 | -515 | 2532 |
| 32 | DVCC1 | -2532 | -1991 | 75 | A10 | 2524 | -711 | 118 | /NMI | -632 | 2532 |
| 33 | X2 | -1983 | -2542 | 76 | A11 | 2524 | -583 | 119 | DVSS3 | -749 | 2532 |
| 34 | VDSS1 | -1817 | -2542 | 77 | A12 | 2524 | -455 | 120 | P80 | -1046 | 2532 |
| 35 | X1 | -1652 | -2542 | 78 | A13 | 2524 | -327 | 121 | P81 | -1163 | 2532 |
| 36 | AM1 | -1537 | -2542 | 79 | A14 | 2524 | -199 | 122 | P82 | -1280 | 2532 |
| 37 | /RESET | -1416 | -2542 | 80 | A15 | 2524 | -71 | 123 | P83 | -1397 | 2532 |
| 38 | XT1 | -1295 | -2542 | 81 | DVSS2 | 2524 | 57 | 124 | P84 | -1514 | 2532 |
| 39 | XT2 | -1047 | -2542 | 82 | P20 | 2524 | 185 | 125 | P85 | -1631 | 2532 |
| 40 | EMU0 | -926 | -2542 | 83 | DVCC2 | 2524 | 313 | 126 | P86 | -1748 | 2532 |
| 41 | EMU1 | -805 | -2542 | 84 | P21 | 2524 | 441 | 127 | P87 | -1865 | 2532 |
| 42 | PC4 | -685 | -2542 | 85 | P22 | 2524 | 569 | 128 | VREFH | -1982 | 2532 |
| 43 | PC5 | -564 | -2542 | 86 | P23 | 2524 | 697 | | | | |

Table 2.2.1 Pad Layout

2.3 Pin Names and Functions

The names of the input/output pins and their functions are described below.

Table 2.2 Pin names and functions.

| Pin Name | Number of Pins | I/O | Functions |
|------------------|----------------|--------|-----------------------------------------------------------------------------------|
| D0 to D7 | 8 | I/O | Data (lower): bits 0 to 7 of data bus |
| P10 to P17 | 8 | I/O | Port 1: I/O port that allows I/O to be selected at the bit level |
| | | | (When used to the external 8bit bus) |
| D8 to D15 | | I/O | Data (upper): bits 8 to15 of data bus |
| P20 to P27 | 8 | Output | Port 2: Output port |
| A16 to A23 | | Output | Address: bits 16 to 23 of address bus |
| A8 to A15 | 8 | Output | Address: bits 8 to 15 of address bus |
| A0 to A7 | 8 | Output | Address: bits 0 to 7 of address bus |
| RD | 1 | Output | Read: strobe signal for reading external memory |
| WR | 1 | Output | Write: strobe signal for writing data to pins D0 to D7 |
| P52 | 1 | I/O | Port 52: I/O port (with pull-up resistor) |
| HWR | | Output | High Write: strobe signal for writing data to pins D8 to D15 |
| P53 | 1 | I/O | Port 53: I/O port (with pull-up resistor) |
| WAIT | | Input | Wait: pin used to request CPU bus wait |
| P54 | 1 | I/O | Port 54: I/O port (with pull-up resistor) |
| BUSRQ | | Input | Bus Request: High-Impedance used to request Bus Release |
| P55 | 1 | I/O | Port 55: I/O port (with pull-up resistor) |
| BUSAK | | Output | Bus Acknowledge: signal used to acknowledge Bus Release |
| P56 | 1 | I/O | Port 56: I/O port (with pull-up resistor) |
| R/\overline{W} | | Output | Read/Write: 1 represents Read or Dummy cycle; 0 represents write cycle. |
| P60 | 1 | Output | Port 60:Output port |
| CS0 | | Output | Chip select 0: Outputs "0" when address is within specified address area. |
| P61 | 1 | Output | Port 61:Output port |
| CS1 | | Output | Chip Select 1: outputs "0" when address is within specified address area |
| P62 | 1 | Output | Port 62: Output port |
| CS2 | 1 | Output | Chip Select 2: outputs "0" when address is within specified address area |
| /CS2A | | Output | Expand Chip Select: 2A: outputs 0 when address is within specified address area |
| P63 | 1 | Output | Port 63:Output port |
| CS3 | , | Output | Chip Select 3: outputs "0" when address is within specified address area |
| P64 | 1 | Output | Port 64: Output port |
| EA24 | 1 | Output | Chip Select 24: outputs "0" when address is within specified address area |
| /CS2B | | Output | Expand Chip Select: 2B: outputs "0" when address is within specified address area |
| P65 | 1 | Output | Port 65: Output port |
| EA25 | 1 | Output | Chip Select 25: outputs "0" when address is within specified address area |
| /CS2C | | Output | Expand Chip Select: 2C: outputs "0" when address is within specified address area |
| P66 | 1 | Output | Port 66: Output port |
| /CS2D | 1 | Output | Expand Chip Select: 2D: outputs "0" when address is within specified address area |
| P67 | 1 | Output | Port 67: Output port |
| /CS2E | 1 | Output | Expand Chip Select: 2E: outputs "0" when address is within specified address area |

Note: An external DMA controller cannot access the device's built-in memory or built-in I/O devices using the /BUSRQ and /BUSAK terminal. And in case of using LCDC's SR mode, don't use /BUSRQ and /BUSAK terminal.

| Pin Name | Number of Pins | I/O | Functions |
|---------------|-------------------|---------------|---------------------------------------------------------------------------------------------------|
| P70 | 1 | I/O | Port 70: I/O port |
| SCK | 1 | I/O | Serial bus interface clock I/O data at SIO mode |
| OPTRX0 | | Input | Serial recive data "0" |
| P71 | 1 | I/O | Port 71: I/O port |
| S0 | | Output | Serial bus interface send data at SIO mode |
| SDA | | I/O | Serial bus interface send/recive data at I2C mode |
| | | | Open drain output mode by programmable (with pull up) |
| OPTTX0 | | Output | Serial send data "0" |
| P72 | 1 | I/O | Port 72I/O port |
| SI | | Output | Serial bus interface recive data at SIO mode |
| SCL | | | Serial bus interface clock I/O data at I2C mode |
| | | | Open drain output mode by programmable (with pull up) |
| P73 | 1 | I/O | Port 73I/O port |
| /CS2F | | Output | Expond Chip Select 2F: outputs outputs "0" when address is within specified address area |
| P74 | 1 | I/O | Port 74I/O port |
| /CS2G | | Output | Expond Chip Select 2G: outputs outputs "0" when address is within specified address area |
| P75 | 1 | I/O | Port 75I/O port |
| /CSEXA | | Output | Expond Chip Select EXA: outputs outputs "0" when address is within specified |
| | | | address area |
| P76 | 1 | I/O | Port 76I/O port |
| MSK | | Input | |
| P77 VEECLK | 1 | I/O output | Port 77I/O port |
| P80 to P87 | 8 | Input | Port 80 to 87 port: Pin used to input ports |
| AN0 to AN7 | | Input | Analog input 0 to 7: Pin used to Input to A/D conveter |
| ADTRG | | Input | A/D trigger: Signal used to request A/D start (with used to P83) |
| P90 to P97 | 8 | Input | Port: 90 to 97 port: Pin used to input ports |
| KI0 to KI7 | | Input | Key input 0 to 7: Pin used of Key on wake-up 0 to 7 |
| | | | (shummit input, with pull-up register) |
| PA0 to PA7 | 8 | Input | Port: A0 to A7 port: Pin used to output ports |
| KO0 to KO7 | | Input | Key output 0 to 7: Pin used of Key-scan strobe 0 to 7 |
| PB0 | 1 | I/O | Port B0: I/O port |
| TAOIN | 1 | Input | 8bit timer 0 input: Timer 0 input |
| PB1 | 1 | I/O | Port B1: I/O port |
| TA1OUT | | Output | 8bit timer 1 output: Timer 0 input or Timer 1 output |
| PB2 | 1 | I/O | Port B2: I/O port |
| TA3OUT | | Output | 8bit timer 3 output: Timer 2 input or Timer 3 output |
| PB3 | 1 | I/O | Port B0: I/O port |
| INT0 | | input | Interrupt request pin0: Interrupt request pin with programmable level / rising / falling edge |
| PB4 to PB6 | 3 | I/O | Port B4 to B6: I/O port |
| INT1 to INT3 | | input | Interrupt request pin1 to 3: Interrupt request pin with programmable level / rising /falling edge |
| PC0 | 1 | I/O | Port C0: I/O port |
| TXD0 | | 1/O Output | Serial 0 send data: Open drain output pin by programmable |
| | 1 | * | |
| PC1 | 1 | I/O | Port C1: I/O port |
| RXD0 | | Output | Serial 0 recive data |

| Pin Name | Number of Pins | I/O | Functions | |
|----------|----------------|--------|-----------------------------------------------------------------------------|--|
| PC2 | 1 | I/O | Port C2: I/O port | |
| SCLK0 | | Output | Serial clock I/O 0 | |
| CTS0 | | I/O | Serial data send enable 0 (Clear to Send) | |
| PC3 | 1 | I/O | Port C3: I/O port | |
| TXD1 | | Output | Serial send data 1 | |
| | | | Open drain output pin by programmable | |
| PC4 | 1 | I/O | Port C4: I/O port | |
| RXD1 | | Input | Serial recive data 1 | |
| PC5 | 1 | I/O | Port C5: I/O port | |
| SCLK1 | | I/O | Serial clock I/O 1 | |
| CTS1 | | Output | Serial data send enable 1 (Clear to Send) | |
| XT1 | 1 | Input | Low Frequency Oscillator connecting pin | |
| XT2 | 1 | Output | Low Frequency Oscillator connecting pin | |
| PD0 | 1 | Output | Port D0: Output port | |
| D1BSCP | | Output | LCD driver output pin | |
| PD1 | 1 | Output | Port D1: Output port | |
| D2BLP | | Output | LCD driver output pin | |
| PD2 | 1 | Output | Port D2: Output port | |
| D3BFR | | Output | LCD driver output pin | |
| PD3 | 1 | Output | Port D3: Output port | |
| DLEBCD | | Output | LCD driver output pin | |
| PD4 | 1 | Output | Port D4: Output port | |
| DOFFB | | Output | LCD driver output pin | |
| PD5 | 1 | Output | Port D5: Output port | |
| SCOUT | | Output | System clock output: f _{SYS} or f _S output | |
| PD6 | 1 | Output | Port D6: Output port | |
| ALARM | | Output | RTC alarm output pin | |
| PD7 | 1 | Output | Port D7: Output port | |
| MLDALM | | Output | Melody / Alarm output pin | |
| NMI | 1 | Input | Non-Maskable Interrupt Request Pin: interrupt request pin with programmable | |
| | | | falling edge level or with both edge levels programmable | |
| AM0 to 1 | 2 | Input | Operation mode: | |
| | | | Fixed to AM1="0",AM0="1" 16-bit external bus or 8/16-bit dynamic sizing. | |
| | | | Fixed to AM1="0",AM0="0" 8-bit external bus fixed. | |
| EMU0 | 1 | Output | Open pin | |
| EMU1 | 1 | Output | Open pin | |
| RESET | 1 | Input | Reset: initializes TMP91C815. (With pull-up resistor) | |
| VREFH | 1 | Input | Pin for reference voltage input to AD converter (H) | |
| VREFL | 1 | Input | Pin for reference voltage input to AD converter (L) | |
| AVCC | 1 | I/O | Power supply pin for AD converter | |
| AVSS | 1 | - ~ | GND pin for AD converter (0 V) | |
| X1/X2 | 2 | | High-frequency oscillator connection pins | |
| DVCC | 3 | | Power supply pins (All Vcc pins should be connecyed with the power | |
| Price | | | Supply pin). | |
| DVSS | 3 | | GND pins (0 V) (All pins shoold be connected with GND(0V). | |

3. OPERATION

This following describes block by block the functions and operation of the TMP91C815F.

Notes and restrictions for eatch book are outlined in "7, Precautions and Restrictions at the end of this manual.

3.1 CPU

The TMP91C815 incorporates a high-performance 16-bit CPU (the 900/L1-CPU). For CPU operation, see the "TLCS-900/L1 CPU".

The following describe the unique function of the CPU used in the TMP91C815; these functions are not covered in the TLCS-900/L1 CPU section.

3.1.1 Reset

When resetting the TMP91C815 microcontroller, ensure that the power supply voltage is within the operating voltage range, and that the internal high-frequency oscillator has stabilized. Then hold the RESET input to Low level at least for 10 system clocks (ten states: 80 µs at 4 MHz).

After Reset, Clock doubler circuit is set to x1 mode, and also Clock gear is set to x1/16 mode. It means that the initial clock mode starts x1/64 speed mode against the maximum speed of TMP91C815.

When the reset is accept, the CPU:

• Sets as follows the program counter (PC) in accordance with the reset vector stored at address FFFF00H to FFFF02H:

```
PC<0 to 7> ← value at FFFF00H address
PC<15 to 8> ← value at FFFF01H address
PC<23 to 16>←value at FFFF02H address
```

- Sets the stack pointer (XSP) to 100H.
- Sets bits <IFF2:0> of the status register(SR) to 111 (sets the interrupt level mask register to level 7).
- Sets the <MAX> bit of the status register(SR) to 1 (MAX mode).
 (Note: As this product does not support MIN mode, do not write a 0 to the <MAX>)
- Clears bits <RFP2:0> of the status register(SR) to 000 (sets the register bank to 0).

When reset is released, the CPU starts executing instructions in accordance with the program counter settings. CPU internal registers not mentioned above do not change when the reset is released. When the reset is accepted, the CPU sets internal I/O, ports, and other pins as follows.


- Initializes the internal I/O registers.
- Sets the port pins, including the pins that also act as internal I/O, to general-purpose input or output port mode.

(Note1) The CPU internal register(except to PC,SR,XSP) and internal RAM data do not change by resetting.

Figure 3.1.1 is a reset timing chart of the TMP91C815.

91C815-10

Figure 3.1.1 TMP91C815 Reset Timing Chart



3.2 Memory Map

Figure 3.2.1 is a memory map of the TMP91C815.




Figure 3.2 1 Memory Map

Note: Address 000FE0H - 00FFFH is assigned for the external memory area of Built-in RAM type LCD driver.


3.3 Triple Clock Function and Standby Function

TMP91C815 contains (1) a clock gear, (2) clock doubler (DFM), (3) stand-by controller and (4) noise-reduction circuit. It is used for low-power, low-noise systems.

This chapter is organized as follows.

The clock operating modes are as follows: (a) Single Clock Mode (X1, X2 pins only), (b) Dual Clock Mode (X1, X2, XT1 and XT2 pins) and (c) Triple Clock Mode (the X1, X2, XT1 and XT2 pins and DFM).

Figure 3.3.1 shows a transition figure.



(c) Triple clock mode trasision Figure

*NOTE)

- It's prohibited to control DFM in SLOW mode when shifting from SLOW mode to NORMAL mode with use of DFM. (DFM Start up/Stop/Change Write to DFMCR0<ACT1:0> resister)
- If you shift from NORMAL mode with use of DFM to NORMAL mode, the instruction should be separated into two procedures as below. Change CPU clock ->Stop DFM circuit
- It's prohibited to shift from NORMAL mode with use of DFM to STOP mode directly. You should set NORMAL
 mode once, and then shift to STOP mode. (You should stop high frequency oscillator after you stop DFM.)

Figure 3.3.1 System clock block diagram

The clock frequency input from the X1 and X2 pins is called fc and the clock frequency input from the XT1 and XT2 pins is called fs. The clock frequency selected by SYSCR1<SYSCK> is called the system clock f_{FPH}. The system clock f_{SYS} is defined as the divided clock of f_{FPH}, and one cycle of f_{SYS} is regret to as one state.

3.3.1 Block diagram of system clock




Figure 3.3.2 Block Diagram of System clock

3.3.2 SFR

| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
|-------------------|-------------|--------------------------------------------------------------------|----------------------------------|---------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------|--------|------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------|--|--|
| SYSCR0 | bit Symbol | XEN | XTEN | RXEN | RXTEN | RSYSCK | WUEF | PRCK1 | PRCK0 | | |
| (00E0H) | Read/Write | | R/W | | | | | | | | |
| | After reset | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | | |
| | Function | High-frequen cy oscillator (fc) 0: Stop 1: Oscillation | cy oscillator (fs) 0: Stop | High-frequen cy oscillator (fc) after release of Stop Mode 0: Stop 1: Oscillation | Low-frequen cy oscillator (fs) after release of Stop Mode 0: Stop 1: Oscillation | Selects clock after release of Stop Mode 0: fc 1: fs | | Select presca 00: fFPH 01: reserved 10: fc/16 11: reserved | ler clock | | |
| 0,000,00 | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| SYSCR1 (00E1H) | bit Symbol | | | | | SYSCK | GEAR2 | GEAR1 | GEAR0 | | |
| (00=) | Read/Write | | | | | R/W | | | | | |
| | After reset | | | | | 0 | 1 | 0 | 0 | | |
| | Function | | | | | Select system clock 0: fc 1: fs | _ | d) | quency (fc) | | |
| 0)/0000 | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| SYSCR2 (00E2H) | bit Symbol | | SCOSEL | WUPTM1 | WUPTM0 | HALTM1 | HALTM0 | SELDRV | DRVE | | |
| (0022) | Read/Write | | R/W | R/W | R/W | R/W | R/W | R/W | R/W | | |
| ĺ | After reset | | 0 | 1 | 0 | 1 | 1 | 0 | 0 | | |
| | Function | | 0: fs 1: f _{SYS} | Warm-Up Tim 00: reserved 01: 2 ⁸ /inputted 10:2 ¹⁴ 11:2 ¹⁶ | | HALT mode 00: reserved 01: STOP mo 10: IDLE1 mo 11: IDLE2 mo | de | <drve> mode select 0: STOP 1: IDLE1</drve> | Pin state control in STOP mode 0: I/O off 1: Remains the state before HALT | | |

(note1) By Reset, low-frequency oscillator is enable.

(note2) In case of using built-in SBI circuit, it must set SYSCR0<PRCK1:0> to '00'.

Figure 3.3.3 SFR for system clock

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|--------|------------------------------|------------|---------------------------------------------------|-----------------|-------------|------------------------------------------------------------------------------------------------|------------|---|---|----------|
| | | | ACT1 R/W | ACT0 R/W | DLUPFG R | DLUPTM R/W | | | | |
| | DFM | | 0 | 0 | 0 | 0 | | | | |
| DFMCR0 | Control Register 0 | Е8Н | DFM L 00 STOP STO 01 RUN RU 10 RUN STO 11 RUN STO | N fOSCH DP fDFM | | Lock-up Time 0: 2 ¹² /f _{OSCH} 1: 2 ¹⁰ /f _{OSCH} | | | | |
| DFMCR1 | DFM Control Register 1 | 1 trol E9H | | | | R/W 1 DFM re 4~6.75MHz(vy 1~2.5MHz(| @2.7V~3.6V | * | | R/W 1 |

Figure 3.3.4 SFR for DFM

Limitation point on the use of DFM

- 1. It's prohibited to execute DFM enable/disable control in the SLOW mode(fs) (write to DFMCR0<ACT1:0>="10"). You should control DFM in the NORMAL mode.
- 2. If you stop DFM operation during using DFM(DFMCR0<ACT1:0>="10"), you shouldn't execute that change the clock f_{DFM} to f_{OSCH} and stop the DFM at the same time. Therefore the above execution should be separated into two procedures as showing below.

LD (DFMCR0),C0H ; change the clock f_{DFM} to f_{OSCH}

LD (DFMCR0),00H ; DFM stop

3. If you stop high frequency oscillator during using DFM (DFMCR0<ACT1:0>="10"), you should stop DFM before you stop high frequency oscillator.

Please refer to 3.3.5 Clock Doubler (DFM) for the details.

| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | | |
|---------|-------------|---------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------|-------------|----------------|-----------|-------------------|----------------|----------------|--|--|--|--|--|
| | bit Symbol | PROTECT | TA3LCDE | ı | ı | 1 | EXTIN | DRVOSCH | DRVOSCL | | | | | |
| EMCCR0 | Read/Write | R | R/W | R/W | R/W | R/W | R/W | R/W | R/W | | | | | |
| (00E3H) | After reset | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | | | | | |
| | | Protect flag | LCDC source | Write "1" | Write "0" | Write "0" | 1: External | fc oscillator | fs oscillator | | | | | |
| | Function | 0: OFF | CLK | | | | clock | driver ability | driver ability | | | | | |
| | Tunction | 1: ON | 0: 32KHz | | | | | 1: NORMAL | 1: NORMAL | | | | | |
| | | | 1: TA3OUT | | | | | 0: WEAK | 0: WEAK | | | | | |
| | bit Symbol | | | | | | | | | | | | | |
| EMCCR1 | Read/Write | | Switching the protect ON/OFF by write to following 1 st -KEY.2 nd -KEY | | | | | | | | | | | |
| (00E4H) | After reset | | | 0 1 | , | | • | | | | | | | |
| | Function | 1 st -KEY: EMCCR1=5AH,EMCCR2=A5H in succession write 2 nd -KEY: EMCCR1=A5H,EMCCR2=5AH in succession write | | | | | | | | | | | | |
| | bit Symbol | | | | | | | | | | | | | |
| EMCCR2 | Read/Write | | | | | | | | | | | | | |
| (00E5H) | After reset | | | | | | | | | | | | | |
| ` , | Function | | | | | | | | | | | | | |
| | bit Symbol | | ENFROM | ENDROM | ENPROM | | FFLAG | DFLAG | PFLAG | | | | | |
| | Read/Write | | R/W | R/W | R/W | | R/W | R/W | R/W | | | | | |
| EMCCR3 | After reset | | 0 | 0 | 0 | | 0 | 0 | 0 | | | | | |
| (00E6H) | | | CS1A area | CS2B-2G | CS2A area | | CS1A write | CS2B-2G | CS2A write | | | | | |
| | | | detect control | area detect | detect control | | Operation flag | write peration | Operation | | | | | |
| | Function | | 0: disable | control | 0: disable | | | Flag | Flag | | | | | |
| | runction | | 1: enable | 0: disable | 1: enable | | When reading | Whe | n writing | | | | | |
| | | | | 1: enable | | | "0" : not written | "0": | clear flag | | | | | |
| | | | | | | | "1" : written | | | | | | | |

(note) In case of $Vcc=2V \pm 10\%$ use, fixed to EMCCR0<DRV0SCH>='1'.

Figure 3.3.5 SFR for noise-reduction

3.3.3 System clock controller

The system clock controller generates the system clock signal (f_{SYS}) for the CPU core and internal I/O. It contains two oscillation circuits and a clock gear circuit for high-frequency (fc) operation. The register SYSCR1<SYSCK> changes the system clock to either fc or fs, SYSCR0<XEN> and SYSCR0<XTEN> control enabling and disabling of each oscillator, and SYSCR1<GEAR0 to GEAR2> sets the high-frequency clock gear to either 1, 2, 4, 8 or 16 (fc, fc/2, fc/4, fc/8 or fc/16). These functions can reduce the power consumption of the equipment in which the device is installed.

The combination of settings $\langle XEN \rangle = 1$, $\langle XTEN \rangle = 0$, $\langle SYSCK \rangle = 0$ and $\langle GEAR0 \rangle GEAR2 \rangle = 100$ will cause the system clock (f_{SYS}) to be set to fc/32 (fc/16 × 1/2) after a Reset.

For example, f_{SYS} is set to 0.5 MHz when the 16-MHz oscillator is connected to the X1 and X2 pins.

(1) Switching from Normal Mode to Slow Mode

When the resonator is connected to the X1 and X2 pins, or to the XT1 and XT2 pins, the warm-up timer can be used to change the operation frequency after stable oscillation has been attained.

The warm-up time can be selected using SYSCR2<WUPTM0,WUPTM1>.

This warm-up timer can be programmed to start and stop as shown in the following examples 1 and 2.

Table 3.3.1 shows the warm-up time.

Note 1: When using an oscillator (other than a resonator) with stable oscillation, a warm-up timer is not needed.

Note 2: The warm-up timer is operated by an oscillation clock. Hence, there may be some variation in warm-up time.

| Warming-up Time SYSCR2 <wuptm1,wuptm0></wuptm1,wuptm0> | Change to Normal Mode | Change to Slow Mode |
|--------------------------------------------------------|--------------------------|---------------------|
| 01 (2 ⁸ / frequency) | 16 (μs) | 7.8 (ms) |
| 10 (2 ¹⁴ / frequency) | 1.024 (ms) | 500 (ms) |
| 11 (2 ¹⁶ / frequency) | 4.096 (ms) | 2000 (ms) |

Table 3.3.1 Warming-up times

at $f_{OSCH} = 16 \text{ MHz}$, fs = 32.768 kHz


Example 1-Setting the clock

Changing from high frequency (fc) to low frequency (fs).

| SYSCR0 | EQU | 00E0H | |
|--------|-----|-------------------|---------------------------------------------|
| SYSCR1 | EQU | 00E1H | |
| SYSCR2 | EQU | 00E2H | |
| | LD | (SYSCR2), X-11X-B | ; Sets warm-up time to 2 ¹⁶ /fs. |
| | SET | 6, (SYSCR0) | ; Enables low-frequency oscillation. |
| | SET | 2, (SYSCR0) | ; Clears and starts warm-up timer. |
| WUP: | BIT | 2, (SYSCR0) | ; Detects stopping of warm-up timer. |
| | JR | NZ, WUP | ; J Detects stopping of warm-up timer. |
| | SET | 3, (SYSCR1) | ; Changes f _{SYS} from fc to fs. |
| | RES | 7, (SYSCR0) | ; Disables high-frequency oscillation |

(note) "x" means don't care

"-" means no change




Example 2-Setting the clock

Changing from low frequency (fs) to high frequency (fc).

| SYSCR0 | EQU | 00E0H | |
|--------|-----|-------------------|---------------------------------------------|
| SYSCR1 | EQU | 00E1H | |
| SYSCR2 | EQU | 00E2H | |
| | LD | (SYSCR2), X-10X-B | ; Sets warm-up time to 2 ¹⁴ /fc. |
| | SET | 7, (SYSCR0) | ; Enables high-frequency oscillation. |
| | SET | 2, (SYSCR0) | ; Clears and starts warm-up timer. |
| WUP: | BIT | 2, (SYSCR0) | ; Detects stopping of warm-up timer. |
| | JR | NZ, WUP | ; J Detects stopping of warm-up timer. |
| | RES | 3, (SYSCR1) | ; Changes f_{SYS} from fs to fc. |
| | RES | 6, (SYSCR0) | ; Disables low-frequency oscillation. |

(note) "x" means don't care

"-" means no change



TOSHIBA

(2) Clock gear controller

When the high-frequency clock fc is selected by setting SYSCR1<SYSCK> = 0, f_{FPH} is set according to the contents of the Clock Gear Select Register SYSCR1<GEAR0 to GEAR2> to either fc, fc/2, fc/4, fc/8 or fc/16. Using the clock gear to select a lower value of f_{FPH} reduces power consumption.

Example 3

Changing to a high-frequency gear

SYSCR1 EQU 00E1H

X: Don't care

(High-speed clock gear changing)

To change the clock gear, write the register value to the SYSCR1<GEAR2-0> register. It is necessary the warmming up time until changing after writing the register value.

There is the possibility that the instruction next to the clock gear changing instruction is executed by the clock gear before changing. To execute the instruction next to the clock gear switching instruction by the clock gear after changing, input the dummy instruction as follows (instruction to execute the write cycle).

```
(Example)

SYSCR1 EQU 00E1H

LD (SYSCR1), XXXX0001B ; Changes f<sub>SYS</sub> to fc/4.

LD (DUMMY), 00H ; Dummy instruction

Instruction to be executed after clock gear has changed
```

(3) Internal clock terminal out function

It can out internal $clock(f_{SYS} \text{ or } f_S)$ from PD5/SCOUT.

PD5 pin function is set to SCOUT output by the following bit setting.

```
: PDFC<PD5F>='1'
```

Output clock select

:Refer to SYSCR2<SCOSEL> bit setting

| HALT mode | NORMAL | HALT mode | | | |
|-----------------------|----------------------------|-----------|--------------------|--|--|
| SCOUT select | ect SLOW IDLE2 IDEL1 | | STOP | | |
| <scosel>='0'</scosel> | f _s clock out | | | | |
| <scosel>='1'</scosel> | f _{SYS} clock out | | '0' or '1' fix out | | |

3.3.4 Prescaler clock controller

For the internal I/O (TMRA01 to 23, SIO0 to 1) there is a prescaler which can divide the clock.

The ϕ T0 clock input to the prescaler is either the clock f_{FPH} divided by 4 or the clock fc/16 divided by

4. The setting of the SYSCR0 <PRCK0 to PRCK1> register determines which clock signal is input.


3.3.5 Clock doubler (DFM)

DFM outputs the f_{DFM} clock signal, which is four times as fast as f_{OSCH} . It can use the low-frequency oscillator, even though the internal clock is high-frequency.


A Reset initializes DFM to Stop status, setting to DFMCR0-register is needed before use.

Like an oscillator, this circuit requires time to stabilize. This is called the lock-up time.

The following example shows how DFM is used.



X: Don't care



(note) Input frequency limitation and correction for DFM

Recommend to use Input frequency(High speed oscillation) for DFM in the following condition.

$$f_{OSCH}=~4\sim6.75 MHz~(Vcc=2.7\sim3.6V):~write~0BH~to~DFMCR1$$

$$f_{OSCH}=~2\sim2.5 MHz~(Vcc=2.0V~\pm10\%):~write~1BH~to~DFMCR1$$

Limitation point on the use of DFM

- 1. It's prohibited to execute DFM enable/disable control in the SLOW mode(fs) (write to DFMCR0<ACT1:0>="10"). You should control DFM in the NORMAL mode.
- 2. If you stop DFM operation during using DFM (DFMCR0<ACT1:0>="10"), you shouldn't execute the commands that change the clock f_{DFM} to f_{OSCH} and stop the DFM at the same time. Therefore the above executions should be separated into two procedures as showing below.

LD (DFMCR0),C0H ; Change the clock f_{DFM} to f_{OSCH}

LD (DFMCR0),00H; DFM stop

3. If you stop high frequency oscillator during using DFM(DFMCR0<ACT1:0>="10"), you should stop DFM before you stop high frequency oscillator.

Examples of settings are below.

- (1) Start Up / Change Control
 - (OK) Low frequency oscillator operation mode(f_s) (high frequency oscillator STOP)

High frequency oscillator start up $\,$ High frequency oscillator $\,$ operation $\,$ mode(f_{OSCH}) $\,$ DFM start up $\,$ DFM use mode (f_{DFM})

```
; High frequency oscillator start up/ Warming up start
         LD
                   (SYSCR0), 11---1--B
WUP:
         BIT
                   2,(SYSCR0)
                                                   Check for the flag of warming up end
                   NZ,WUP
         JR
         LD
                                                ; Change the system clock fs to f<sub>OSCH</sub>
                   (SYSCR1), ----0---B
         LD
                   (DFMCR0),01-0----B
                                                ; DFM start up / lock up start
LUP:
         BIT
                   5, (DFMCR0)
                                                   Check for the flag of lock up end
         JR
                   NZ,LUP
                                                ; Change the system clock 
m f_{OSCH} to 
m f_{DFM}
         LD
                   (DFMCR0),10-0----B
```

 $(OK) \quad Low \ frequency \ oscillator \ operation \ mode(f_s) \ (high \ frequency \ oscillator \ Operate)$

High frequency oscillator operation $mode(f_{OSCH})$ DFM start up DFM use $mode(f_{DFM})$

(NG) Low frequency oscillator operation $mode(f_s)$ (high frequency oscillator STOP)

High frequency oscillator start up DFM start up DFM use mode (f_{DFM})

```
LD
                   (SYSCR0),11---1--B
                                               ; High frequency oscillator start up/ Warming up start
WUP:
         BIT
                   2,(SYSCR0)
                                                   Check for the flag of warming up end
         JR
                   NZ,WUP
                                                DFM start up / lock up start
         LD
                   (DFMCR0),01-0----B
LUP:
         BIT
                   5. (DFMCR0)
                                                  Check for the flag of lock up end
         JR.
                   NZ.LUP
                                               ; Change the internal clock f_{OSCH} to f_{DFM}
                   (DFMCR0),10-0----B
         LD
         LD
                   (SYSCR1), -----0---B
                                               ; Change the system clock fs to f<sub>DFM</sub>
```

(2) Change / Stop Control

```
(OK) DFM use mode (f_{DFM}) High frequency oscillator operation mode (f_{OSCH}) DFM Stop
Low frequency oscillator operation mode (f_s) High frequency oscillator stop
```

```
LD (DFMCR0),11-----B ; Change the system clock f_{\text{DFM}} to f_{\text{OSCH}}
```

LD (DFMCR0),00-----B ; DFM stop

LD (SYSCR1), ----1 ; Change the system clock f_{OSCH} to fs

LD (SYSCR0), 0-----B; High frequency oscillator stop

(NG) DFM use mode (f_{DFM}) Low frequency oscillator operation mode (f_s) DFM stop High frequency oscillator stop

```
LD (SYSCR1), ----1---B ; Change the system clock f_{DFM} to f_S
```

LD (DFMCR0),11-----B ; Change the internal clock (fc) fdfm to fosch

LD (DFMCR0),00-----B ; DFM stop

LD (SYSCR0), 0-----B ; High frequency oscillator stop

(OK) DFM use mode (f_{DFM}) Set the STOP mode

High frequency oscillator operation mode (fosch) DFM stop HALT(High frequency oscillator stop)

```
LD (SYSCR2), ----01--B ; Set the STOP mode
```

(This command can execute before use of DFM)

LD (DFMCR0),11-----B ; Change the system clock f_{DFM} to f_{OSCH}

LD (DFMCR0),00-----B ; DFM stop

HALT ; Shift to STOP mode

(NG) DFM use mode (f_{DFM}) Set the STOP mode HALT(High frequency oscillator stop)

LD (SYSCR2), ----01--B ; Set the STOP mode

(This command can execute before use of DFM)

HALT ; Shift to STOP mode

3.3.6 Noise reduction circuits

Noise reduction circuits are built in, allowing implementation of the following features.

- (1) Reduced drivability for high-frequency oscillator
- (2) Reduced drivability for low-frequency oscillator
- (3) Single drive for high-frequency oscillator
- (4) SFR protection of register contents
- (5) ROM protection of register contents
- (6) Release from hard protection


The above functions are performed by making the appropriate settings in the EMCCR0 to EMCCR3 registers.

(1) Reduced drivability for high-frequency oscillator

(Purpose)

Reduces noise and power for oscillator when a resonator is used.

(Block diagram)



(Setting method)


The drivability of the oscillator is reduced by writing"0" to EMCCR0<DRVOSCH> register. By reset, <DRVOSCH> is initialized to "1" and the oscillator starts oscillation by normal-drivability when the power-supply is on.

(2) Reduced drivability for low-frequency oscillator

(Purpose)

Reduces noise and power for oscillator when a resonator is used.

(Block diagram)



(Setting method)


The drivability of the oscillator is reduced by writing 0 to the EMCCR0<DRVOSCL> register. By Reset, <DRVOSCL> is initialized to "1".

(3) Single drive for high-frequency oscillator

(Purpose)

Not need twin-drive and protect mistake-operation by inputted noise to X2 pin when the external-oscillator is used.

(Block diagram)



(Setting method)

The oscillator is disabled and starts operation as buffer by writing "1" to EMCCR0<EXTIN> register.X2-pin is always outputted"1".

By reset, <EXTIN> is initialized to "0".

(4) Runaway provision with SFR protection register

(Purpose)

Provision in runaway of program by noise mixing.

Write operation to specified SFR is prohibited so that provision program in runaway prevents that it is it in the state which is fetch impossibility by stopping of clock, memory control register (CS/WAIT controller, MMU) is changed.

And error handling in runaway becomes easy by INTP0 interruption.

Specified SFR list

1. CS/WAIT controller

B0CS, B1CS, B2CS, B3CS, BEXCS, MSAR0, MSAR1, MSAR2, MSAR3, MAMR0, MAMR1, MAMR2, MAMR3

2. MMU

LOCAL0/1/2/3

3. Clock gear

SYSCR0, SYSCR1, SYSCR2, EMCCR0, EMCCR3

4. DFM

DFMCR0, DFMCR1

(Operation explanation)

Execute and release of protection (write operation to specified SFR) become possible by setting up a double key to EMCCR1 and EMCCR2 register.

(Double key)

1st-KEY: Succession writes in 5AH at EMCCR1 and A5H at EMCCR2 2nd-KEY: Succession writes in A5H at EMCCR1 and 5AH at EMCCR2

A state of protection can be confirmed by reading EMCCR0<PROTECT>.

By reset, protection becomes OFF.

And INTP0 interruption occurs when write operation to specified SFR was executed with protection ON state.

(5) Runaway provision with ROM protection register

(Purpose)

Provision in runaway of program by noise mixing.

(Operation explanation)

When write operation was executed for external three kinds of ROM by runaway of program, INTP1 is occurred and detects runaway function.

Three kinds of ROM is fixed as for Flash-ROM(Option-Program ROM), Data-ROM, Program-ROM are as follows on the logical address memory map.

Flash-ROM : Address 400000H-7FFFFFH
 Data-ROM : Address 800000H-BFFFFFH
 Program-ROM : Address C00000H-FFFFFFH

For these address, admission / prohibition of detection of write operation sets it up with EMCCR3<ENFROM,ENDROM,ENPROM>. And INTP1 interruption occurred within which ROM can confirm each with EMCCR3<FFLAG,DFLAG,PFLAG>. This flag is cleared when write in "0".

3.3.7 Standby controller

(1) Halt Modes

When the HALT instruction is executed, the operating mode switches to Idle2, Idle1 or Stop Mode, depending on the contents of the SYSCR2<HALTM1,HALTM0> register.

The subsequent actions performed in each mode are as follows:

① IDLE2: Only the CPU halts.

The internal I/O is available to select operation during IDLE2 mode.by setting the following register.

Table 3.3 2 Shows the registers of setting operation during IDLE2 mode.

Table 3.3.2 SFR seting operation during IDLE2 mode

| Internal I/O | SFR |
|---------------|---------------------------|
| TMRA01 | TA01RUN <i2ta01></i2ta01> |
| TMRA23 | TA23RUN <i2ta23></i2ta23> |
| SIO0 | SC0MOD1 <i2s0></i2s0> |
| SIO1 | SC1MOD1 <i2s1></i2s1> |
| A/D converter | ADMOD1 <i2ad></i2ad> |
| WDT | WDMOD <i2wdt></i2wdt> |
| SBI | SBI0BR1 <i2sbi0></i2sbi0> |

- ② Idle1: Only the oscillator and the RTC (real-time clock) continue to operate.
- ③ Stop: All internal circuits stop operating.

The operation of each of the different Halt Modes is described in Table 3.3.3.

Table 3.3.3 I/O operation during Halt Modes

| Halt Mode | | IDLE2 | IDLE1 | STOP | | | |
|------------------------------|----------------------|--------------------------------------------------------|---------------------|------|--|--|--|
| SYSCR2 <haltm1:0></haltm1:0> | | 11 | 10 | 01 | | | |
| | CPU | Stop | | | | | |
| | I/O ports | Keep the state when the HALT instruction was executed. | See table 3.3.6 | | | | |
| | TMRA | was executed. | Stop | | | | |
| Block | SIO, SBI | Available to select | | | | | |
| DIOCK | A/D converter | operation block | | | | | |
| | WDT | | | | | | |
| | LCDC, | | | | | | |
| | Interrupt controller | Operate | | | | | |
| | RTC,MLD | | Possible to operate | | | | |

(2) How to release the Halt mode

These HALT states can be released by resetting or requesting an interrupt. The halt release sources are determined by the combination between the states of interrupt mask register <IFF2-0> and the halt modes. The details for releasing the HALT status are shown in Table 3.3 4.

• Released by requesting an interrupt

The operating released from the halt mode depends on the interrupt enabled status. When the interrupt request level set before executing the HALT instruction exceeds the value of interrupt mask register, the interrupt due to the source is processed after releasing the halt mode, and CPU status executing an instruction that follows the HALT instruction. When the interrupt request level set before executing the HALT instruction is less than the value of the interrupt mask register, releasing the halt mode is not executed. (in non-maskable interrupts, interrupt processing is processed after releasing the halt mode regardless of the value of the mask register.) However only for INT0~INT4 and RTC interrupts, even if the interrupt request level set before executing the HALT instruction is less than the value of the interrupt mask register, releasing the halt mode is executed. In this case, interrupt processing, and CPU starts executing the instruction next to the HALT instruction, but the interrupt request flag is held at "1".

• Releasing by resetting

Releasing all halt status is executed by resetting.

When the Stop mode is released by RESET, it is necessry enough resetting time (see table 3.3.5) to set the operation of the oscillator to be stable.

When releasing the halt mode by resetting, the internal RAM data keeps the state before the "HALT" instruction is executed. However the other settings contents are initialized. (Releasing due to interrupts keeps the state before the "HALT" instruction is executed.)


| | Status of Received Interrupt | | Interrupt Enabled (interrupt level) ≥ (interrupt mask) | | Interrupt Disabled (interrupt level) < (interrupt mask) | | | |
|-----------|------------------------------|----------------------|--------------------------------------------------------|----------|---------------------------------------------------------|----------|-------|------|
| | Halt mode | | Idle2 | Idle1 | Stop | Idle2 | Idle1 | Stop |
| | | NMI | © | 0 | ⊚ ^{*1} | | | = |
| ıce | | INTWDT | © | × | × | | | |
| clearance | | INT0 □ □3 (Note1) | © | © | *T | 0 | 0 | 0*1 |
| les | | INTALM0 to 4 | © | © | × | 0 | 0 | × |
| | upt | INTTA0 to 3 | © | × | × | × | × | × |
| state | Interrupt | INTRX0 to 1,TX0 to 1 | © | × | × | × | × | × |
| alt | Int | INTAD | © | × | × | × | × | × |
| of Halt | | INTKEY | © | <u></u> | *T | 0 | 0 | 0*1 |
| | | INTRTC | © | <u></u> | × | 0 | 0 | × |
| Source | | INTSBI | © | × | × | × | × | × |
| Sol | | INTLCD | © | × | × | × | × | × |
| | RESET | | 0 | 0 | 0 | © | 0 | 0 |

Table 3.3.4 Source of Halt state clearance and Halt clearance operation

- ©: After clearing the Halt mode, CPU starts interrupt processing. (RESET initializes the microcont.)
- O: After clearing the Halt mode, CPU resumes executing starting from instruction following the HALT instruction.
- ×: It can not be used to release the halt mode.
- -: The priority level (interrupt request level) of non-maskable interrupts is fixed to 7, the highest priority level. There is not this combination type.
- *1: Releasing the halt mode is executed after passing the warmming-up time.
- Note 1: When the Halt mode is cleared by an INT0 interrupt of the level mode in the interrupt enabled status, hold level H until starting interrupt processing. If level L is set before holding level L, interrupt processing is correctly started.

(Example - clearing Idle1 Mode)

An INT0 interrupt clears the Halt state when the device is in Idle1 Mode.



(3) Operation

A. IDLE2 Mode

In Idle2 Mode only specific internal I/O operations, as designated by the Idle2 Setting Register, can take place. Instruction execution by the CPU stops.

Figure 3.3 6 illustrates an example of the timing for clearance of the Idle2 Mode Halt state by an interrupt.




Figure 3.3.6 Timing chart for Idle2 Mode Halt state cleared by interrupt

B. IDLE1 Mode

In Idle1 Mode, only the internal oscillator and the RTC,MLD continue to operate. The system clock in the MCU stops. The pin status in the IDLE1 mode is depended on setting the register SYSCR2<SELDRV,DRVE>. Table 3.3 6 summarizes the state of these pins in the IDLE mode1.

In the Halt state, the interrupt request is sampled asynchronously with the system clock; however, clearance of the Halt state (i.e. restart of operation) is synchronous with it.

Figure 3.3 7 illustrates the timing for clearance of the Idle1 Mode Halt state by an interrupt.




Figure 3.3.7 Timing chart for Idle1 Mode Halt state cleared by interrup

C. STOP Mode

When Stop Mode is selected, all internal circuits stop, including the internal oscillator Pin status in Stop Mode depends on the settings in the SYSCR2<DRVE> register. Table 3.3.6 summarizes the state of these pins in Stop Mode.

After Stop Mode has been cleared system clock output starts when the warm-up time has elapsed, in order to allow oscillation to stabilize. After Stop Mode has been cleared, either Normal Mode or Slow Mode can be selected using the SYSCR0<RSYSCK> register. Therefore, <RSYSCK>, <RXEN> and <RXTEN> must be set See the sample warm-up times in Table 3.3.5.

Figure 3.3.8 illustrates the timing for clearance of the Stop Mode Halt state by an interrupt.




Figure 3.3.8 Timing chart for Stop Mode Halt state cleared by interrupt


Table 3.3.5 Sample warm-up times after clearance of Stop Mode

@f_{OSCH} =16 MHz, fs =32.768 kHz

| | | | 103CII . 10 MILE, 10 . 92.700 MILE |
|-------------------|---------|-----------------------------------------------------------|------------------------------------|
| SYSCR0 | SY | SCR2 <wuptm1,wuptm< th=""><th>10></th></wuptm1,wuptm<> | 10> |
| <rsysck></rsysck> | 01 (28) | 10 (2 ¹⁴) | 11 (2 ¹⁶) |
| 0 (fc) | 16 □s | 1.024 ms | 4.096 ms |
| 1 (fs) | 7.8 ms | 500 ms | 2000 ms |

(Setting Example)

The Stop mode is entered when the low frequency operates, and high frequency operates after releasing due to NMI.



Note: When different modes are used before and after STOP mode as the above mentioned, there is possible to release the HALT mode without changing the operation mode by acceptance of the halt release interrupt request during execution of "HALT" instruction (during 8 state). In the system which accepts the interrupts during execution "HALT" instruction, set the same operation mode before and after the STOP mode.

Table 3.3.6 Pin states in IDLE1/Stop Mode

| Pin name | Inpu | ıt/Output | <drve> = 0</drve> | <drve> = 1</drve> |
|-------------------------------|-------------|-----------|-------------------|-------------------|
| D0~7 | I/O | | _ | _ |
| P10~17(D8~15 | Input mode | | _ | _ |
| | Output mode | | - | Output |
| | I/O | | _ | _ |
| P20~27(A16~23),A0~15,P | Output pin | | - | Output |
| D0~PD7 | | | | |
| $\overline{RD},\overline{WR}$ | Output pin | | _ | '1' output |
| P52~56 | Input mode | | _ | Input |
| | Output mode | | - | Output |
| P60~P67 | Output pin | | _ | Output |
| P70-71,P73-77 | Input mode | | - | Input |
| | Output mode | | = | Output |
| P72 | Input mode | | Input | Input |
| | Output mode | | _ | Output |
| P80~P87 | Input pin | | _ | _ |
| P90~P97 | Input pin | | Input | Input |
| PA0~PA7 | Output pin | | _ | Output |
| PB0~PB2,PC0~PC5 | Input mode | | - | Input |
| | Output mode | | _ | Output |
| PB3~PB6 | Input mode | | Input | Input |
| | Output mode | | _ | Output |
| NMI | Input pin | | Input | Input |
| RESET | Input | | Input | Input |
| AM0, AM1 | Input | | Input | Input |
| X1,XT1 | Input IDLE1 | | Input | Input |
| | | STOP | _ | _ |
| X2,XT2 | Output | IDLE1 | Output | Output |
| | | STOP | "H" Level output | "H" Level output |
| | | | XT2 is Hi-Z | XT2 is Hi-Z |

- : Input for input mode/input pin is invalid; output mode/output pin is at high impedance.

Input: Input gate in operation. Fix input voltage to "L" or "H" so that input pin stays constant.

Output: Output state

3.4 Interrupts

Interrupts are controlled by the CPU Interrupt Mask Register SR<IFF2:0> and by the built-in interrupt controller.

The TMP91C815 has a total of 39 interrupts divided into the following five types:

- Interrupts generated by CPU: 9 sources
 (Software interrupts,Illegal Instruction interrupt)
- Internal interrupts: 24 sources
- Interrupts on external pins (NMI and INT0 to INT3,INTKEY): 6 sources

A (fixed) individual interrupt vector number is assigned to each interrupt.

One of seven (variable) priority level can be assigned to each maskable interrupt.

The priority level of non-maskable interrupts are fixed at 7 as the highest level.

When an interrupt is generated, the interrupt controller sends the piority of that interrupt to the CPU.If multiple interrupts are generated simultaneously, the interrupt controller sends the interrupt with the highest priority to the CPU.(The highest priority is level 7 using for non-maskable interrupts.)

The CPU compares the priority level of the interrupt with the value of the CPU interrupt mask register <IFF[2:0]>. If the priority level of the interrupt is higher than the value of the interrupt mask register, the CPU accepts the interrupt.

The interrupt mask register <IFF[2:0]> value can be updated using the value of the EI instruction ("EI num" sets <IFF[2:0]> data to num).

For example, specifying "EI 3" enables the maskable interrupts which priority level set in the interrupt controller is 3 or higher, and also non-maskable interrupts.

Operationally, the DI instruction (<IFF[2:0]> ="7") is identical to the "EI 7" instruction. DI instruction is used to disable maskable interrupts because of the priority level of maskable interrupts is 0 to 6. The EI instruction is vaild immediately after execution.

In addition to the above general-purpose interrupt processing mode, TLCS-900/L1 has a micro DMA interrupt processing mode as well. The CPU can transfer the data (1/2/4 bytes) automatically in micro DMA mode, therefore this mode is used for speed-up interrupt processing, such as transferring data to the internal or external peripheral I/O. Moreover,TMP91C815 has software start function for micro DMA processing request by the software not by the hardware interrupt.

Figure 3.4.1 shows the overall interrupt processing flow.




Figure 3.4.1 Overall interrupt processing flow

3.4.1 General-purpose interrupt processing

When the CPU accepts an interrupt, it usually performs the following sequence of operations. That is also the same as TLCS-900/L and TLCS-900/H.

- (1) The CPU reads the interrupt vector from the interrupt controller.
 - If the same level interrupts occur simultaneously, the interrupt controller generates an interrupt vector in accordance with the default priority and clears the interrupt request.
 - (The default priority is already fixed for each interrupt: the smaller vector value has the higher priority level.)
- (2) The CPU pushes the value of Program Counter(PC) and Status Register(SR) onto the stack area (indicated by XSP).
- (3) The CPU sets the value which is the priority level of the accepted interrupt plus 1(+1) to the Interrupt Mask Register <IFF[2:0]>. However, if the priority level of the accepted interrupt is 7, the register's value is set to 7.
- (4) The CPU increases the interrupt nesting counter INTNEST by 1(+1).
- (5) The CPU jumps to the address indicated by the data at address "FFFF00H + interrupt vector" and starts the interrupt processing routine.

The above processing time is 18-states(2.25usec. at 16MHz) as the best case(16bits data-bus width and 0-wait).

When the CPU compled the interrupt processing, use the RETI instruction to return to the main routine. RETI restores the contents of Program Counter(PC) and Status Register(SR) from the stack and decreases the Interrupt Nesting counter INTNEST by 1(-1).

Non-maskable interrupts cannot be disabled by a user program. Maskable interrupts, however, can be enabled or disabled by a user program. A program can set the priority level for each interrupt source. (A priority level setting of 0 or 7 will disable an interrupt request.)

If an interrupt request which has a priority level equal to or greater than the value of the CPU Interrupt Mask Register <IFF[2:0]> comes out, the CPU accepts its interrupt. Then, the CPU Interrupt Mask Register <IFF[2:0]> is set to the value of the priority level for the accepted interrupt plus 1(+1).

Therefore, if an interrupt is generated with a higher level than the current interrupt during its processing, the CPU accepts the later interrupt and goes to the nesting status of interrupt processing.

Moreover, if the CPU receives another interrupt request—while performing the said (1) to (5) processing steps of the current interrupt, the latest interrupt request is sampled immediately after execution of the first instruction of the current interrupt processing routine. Specifying DI as the start instruction disables maskable interrupt nesting.

A Reset initializes the Interrupt Mask Register <IFF[2:0]> to "111", disabling all maskable interrupts.

Table 3.4.1 shows the TMP91C815 interrupt vectors and micro DMA start vectors. The address FFFF00H to FFFFFFH (256 bytes) is assigned for the interrupt vector area.

Table 3.4.1 TMP91C815 interrupt vectors table

| Default Priority | Туре | Interrupt source and source of micro DMA request | Vector value(V) | Vector reference Address | Micro DMA start vector |
|---------------------|-----------|------------------------------------------------------|--------------------|--------------------------------|------------------------|
| 1 | | "Reset" or 「SWI0」 instruction | 0000H | FFFF00H | - |
| 2 | | 「SWI 1」 instruction | 0004H | FFFF04H | - |
| 3 | | INTUNDEF: illegal instruction or 「SWI 2」 instruction | 0008H | FFFF08H | - |
| 4 | | 「SWI3」instruction | 000CH | FFFF0CH | - |
| 5 | Non- | 「SWI4」instruction | 0010H | FFFF10H | - |
| 6 | Mask able | 「SWI5」instruction | 0014H | FFFF14H | - |
| 7 | | 「SWI 6」 instruction | 0018H | FFFF18H | - |
| 8 | | 「SWI7」instruction | 001CH | FFFF1CH | - |
| 9 | | NMI pin | 0020H | FFFF20H | - |
| 10 | | INTWD: Watchdog timer | 0024H | FFFF24H | - |
| _ | | Micro DMA (MDMA) | - | - | - |
| 11 | | INTO pin | 0028H | FFFF28H | 0AH |
| 12 | 1 | INT1 pin | 002CH | FFFF2CH | 0BH |
| 13 | 1 | INT2 pin | 0030H | FFFF30H | 0CH |
| 14 | 1 | INT3 pin | 0034H | FFFF34H | 0DH |
| 15 | 1 | INTALM0: ALM0(8KHz) | 0038H | FFFF38H | 0EH |
| 16 | 1 | INTALM1: ALM1(512Hz) | 003CH | FFFF3CH | 0FH |
| 17 | | INTALM2: ALM2(64Hz) | 0040H | FFFF40H | 10H |
| 18 | | INTALM3: ALM3(2Hz) | 0044H | FFFF44H | 11H |
| 19 | | INTALM4: ALM4(1Hz) | 0048H | FFFF48H | 12H |
| 20 | 1 | INTTA0 : 8 bit timer0 | 004CH | FFFF4CH | 13H |
| 21 | 1 | INTTA1 : 8 bit timer1 | 0050H | FFFF50H | 14H |
| 22 | 1 | INTTA2 : 8 bit rimer2 | 0054H | FFFF54H | 15H |
| 23 | 1 | INTTA3 : 8 bit timer3 | 0058H | FFFF58H | 16H |
| 24 | 1 | INTRX0 : serial reception (channel. 0) | 005CH | FFFF5CH | 17H |
| 25 | Ī., | INTTX0 : serial transmission (channel. 0) | 0060H | FFFF60H | 18H |
| 26 | Mask able | INTRX1 : serial reception (channel. 1) | 0064H | FFFF64H | 19H |
| 27 | 1 | INTTX1 : serial transmission (channel. 1) | 0068H | FFFF68H | 1AH |
| 28 | 1 | INTAD : A/D conversion end | 006CH | FFFF6CH | 1BH |
| 29 | 1 | INTKEY : Key wake up | 0070H | FFFF70H | 1CH |
| 30 | 1 | INTRTC :RTC (alarm interrupt) | 0074H | FFFF74H | 1DH |
| 31 | | INTSBI : SBI interrupt | 0078H | FFFF78H | 1EH |
| 32 | | INTLCD : LCDC/LP pin | 007CH | FFFF7CH | 1FH |
| 33 | | INTPO : Protect0 (WR to special SFR) | 0080H | FFFF80H | 20H |
| 34 | | INTP1 : Protect1 (WR to ROM) | 0084H | FFFF84H | 21H |
| 35 | | INTTC0 : Micro DMA end (channel. 0) | 0088H | FFFF88H | |
| 36 | | INTTC1 : Micro DMA end (channel. 1) | 008CH | FFFF8CH | |
| 37 | | INTTC2 : Micro DMA end (channel. 2) | 0090H | FFFF90H | |
| 38 | _ | INTTC3 : Micro DMA end (channel. 3) | 0094H | FFFF94H | |
| | | (Reserved) | 0098H | FFFF98H | - |
| | | : (Reserved) | : 00FCH | : FFFFFCH | : - |

3.4.2 Micro DMA processing

In addition to general-purpose interrupt processing, the TMP91C815 supprots a micro DMA function. Interrupt requests set by micro DMA perform micro DMA processing at the highest priority level (level 6) among maskable interrupts, regardless of the priority level of the particular interrupt source. Micro. The micro DMA has 4 channels and is possible continuous transmission by specifing the say later burst mode.

Because the micro DMA function has been implemented with the cooperative operation of CPU, when CPU goes to a stand-by mode by HALT instruction, the requirement of micro DMA will be ignored (pending).

(1) Micro DMA operation

When an interrupt request specified by the micro DMA start vector register is generated, the micro DMA triggers a micro DMA request to the CPU at interrupt priority level 6 and starts processing the request in spite of any interrupt source's level. The micro DMA is ignored on <IFF[2:0]>="7".

The 4 micro DMA channels allow micro DMA processing to be set for up to 4 types of interrupts at any one time. When micro DMA is accepted, the interrupt request flip-flop assigned to that channel is cleared.

The data are automatically transferred once(1/2/4 bytes) from the transfer source address to the transfer destination address set in the control register, and the transfer counter is decreased by 1(-1).

If the decreased result is "0", the micro DMA transfer end interrupt (INTTC0 to INTTC3) passes from the CPU to the interrupt controller. In addition, the micro DMA start vector register DMAnV is cleared to 0, the next micro DMA is disabled and micro DMA processing completes. If the decreased result is other than "0", the micro DMA processing completes if it isn't specified the say later burst mode. In this case, the micro DMA transfer end interrupt (INTTC0 to INTTC3) aren't generated.

If an interrupt request is triggered for the interrupt source in use during the interval between the clearing of the micro DMA start vector and the next setting, general-purpose interrupt processing executes at the interrupt level set. Therefore, if only using the interrupt for starting the micro DMA (not using the interrupts as a general-purpose interrupt: level 1 to 6), first set the interrupts level to 0 (interrupt requests disabled).

If using micro DMA and general-purpose interrupts together, first set the level of the interrupt used to start micro DMA processing lower than all the other interrupt levels. In this case, the cause of general interrupt is limited to the edge interrupt.

The priority of the micro DMA transfer end interrupt (INTTC0 to INTTC3) is defined by the interrupt level and the default priority as the same as the other maskable interrupt.

If a micro DMA request is set for more than one channel at the same time, the priority is not based on the interrupt priority level but on the channel number. The smaller channel number has the higher priority (Channel 0 (high) > channel 3 (low)).

While the register for setting the transfer source/transfer destination addresses is a 32-bit control register, this register can only effectively output 24-bit addresses. Accordingly, micro DMA can access 16M bytes (the upper eight bits of the 32 bits are not valid).

Three micro DMA transfer modes are supported: 1-byte transfer, 2-byte (one-word) transfer, and 4-byte transfer. After a transfer in any mode, the transfer source / destination addresses are increased, decreased, or remain unchanged.

This simplifies the transfer of data from I/O to memory, from memory to I/O, and from I/O to I/O. For details of the transfer modes, see 3.4.2 (4) "Transfer Mode Register". As the transfer counter is a 16-bit counter, micro DMA processing can be set for up to 65536 times per interrupt source.(The micro DMA processing count is maximized when the transfer counter initial value is set to 0000H.)

Micro DMA processing can be started by the 24 interrupts shown in the micro DMA start vectors of Table 3.4.1 and by the micro DMA soft start, making a total of 25 interrupts.

Figure 3.4.2 shows the word transfer micro DMA cycle in transfer destination address INC mode (except for Counter mode, the same as for other modes).

(The conditions for this cycle are based on an external 16-bit bus, 0 waits, transfer source/transfer destination addresses both even-numberd values).




Figure 3.4.2 Timing for micro DMA cycle

States 1~3: Instruction fetch cycle (gets next address code).

If 3 bytes and more instruction codes are inserted in the instruction queue buffer, this cycle becomes a dummy cycle.

States 4~5: Micro DMA read cycle

State 6: Dummy cycle (the address bus remains unchanged from state 5)

States 7~8: Micro DMA write cycle

(note1): If the source address area is an 8-bit bus, it is increased by two states.

If the source address area is a 16-bit bus and the address starts from an odd number, it is increased by two states.

(note2): If the destination address area is an 8-bit bus, it is increased by two states.

If the destination address area is a 16-bit bus and the address starts from an odd number, it is increased by two states.

(2) Soft start function

In addition to starting the micro DMA function by interrupts, TMP91C815 includes a micro DMA software start function that starts micro DMA on the generation of the write cycle to the DMAR register.

Writing "1" to each bit of DMAR register causes micro DMA once. At the end of transfer, the corresponding bit of the DMAR register is automatically cleared to "0".

Only one-channel can be set once for micro DMA. (Do not write "1" to plural bits.)


When writing again "1" to the DMAR register, check whether the bit is "0" before writing "1".

When a burst is specified by DMAB register, data is continuously transferred until the value in the micro DMA transfer counter is "0" after start up of the micro DMA.

| Symbol | NAME | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|--------|----------|----------|---|---|---|---|-------|-------|---------|-------|
| | | | | | | | | DMA I | Request | |
| DMAD | DMA | 89h | | | | | DMAR3 | DMAR2 | DMAR1 | DMAR0 |
| DMAR | Request | | | | | | | R/ | W | |
| | Register | (no RMW) | | | | | 0 | 0 | 0 | 0 |

(3) Transfer control registers

The transfer source address and the transfer destination address are set in the following registers in CPU. Data setting for these registers is done by an "LDC cr,r" instruction.



(4) Detailed description of the Transfer Mode Register

DMAM0 to 0 0 0 Mode

(note): When setting a value in this register, write 0 to the upper 3 bits.

| | | Number of Transfer Bytes | Mode Description | Number of Execution States | Minimum Execution Time @ fc = 16 MHz |
|-----|-----|------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------|
| 000 | 00 | Byte transfer | Transfer Destination Address INC Mode I/O to memory (DMADn+) ← (DMASn) | 8 states | 1000 ns |
| | 01 | Word transfer | $DMACn \leftarrow DMACn - 1$ | 12 cates | 1500 ns |
| | 10 | 4-byte transfer | If DMACn = 0, then INTTCn is generated. | 12 34163 | 1500 115 |
| 001 | 00 | Byte transfer | Transfer Destination Address DEC Mod I/O to memory | 8 states | 1000 ns |
| | 01 | Word transfer | (DMADn–) ← (DMASn) DMACn ← DMACn − 1 | 12 sates | 1500 ns |
| | 10 | 4-byte transfer | If DMACn = 0, then INTTCn is generated. | | |
| 010 | 00 | Byte transfer | Transfer Source Address INC Mode Memory to I/O | 8 states | 1000 ns |
| | 01 | Word transfer | DMACn ← DMACn − 1 | 12 sates | 1500 ns |
| | 10 | 4-byte transfer | | | |
| 011 | 00 | Byte transfer | Memory to I/O | 8 states | 1000 ns |
| | 01 | Word transfer | DMACn ← DMACn – 1 | 12 sates | 1500 ns |
| | 10 | 4-byte transfer | If DMACn = 0, then INTTCn is generated. | | |
| 100 | 00 | Byte transfer | Fixed Address Mode I/O to I/O | 8 states | 1000 ns |
| | 01 | Word transfer | DMACn ← DMACn − 1 | 12 sates | 1500 ns |
| | | | II DIVIACT = U, then IN I I Ch is generated. | | |
| 101 | 00 | | han of the control of the manufacture of | | |
| | | _ | | Factor | 005 |
| | | | | 5 sates | 625 ns |
| | | | | | |
| | 010 | 00 01 10 001 001 10 010 010 011 00 011 100 110 100 100 100 100 100 100 | 000 00 Byte transfer 01 Word transfer 10 4-byte transfer 001 00 Byte transfer 01 Word transfer 10 4-byte transfer 01 Word transfer 10 4-byte transfer 011 00 Byte transfer 01 Word transfer 10 4-byte transfer 100 Byte transfer 101 4-byte transfer 102 Counter Mode For counting num DMASn ← DMASn DMACn ← DMACn DMACn | Transfer Bytes 000 000 Byte transfer 011 Word transfer 012 4-byte transfer 013 001 Word transfer 014 015 Word transfer 016 017 017 018 Word transfer 017 019 019 010 010 010 010 010 | 1 |

(note1): "n" is the corresponding micro DMA channels 0 to 3

DMADn +/DMASn+: Post-increment (increment register value after transfer)

DMADn -/DMASn-: Post-decrement (decrement register value after transfer)

The I/Os in the table mean fixed address and the memory means increment(INC) or decrement(DEC) addresses.

(note2): Execution time is under the condition of:

16bit bus width(both translation and destination address area) / 0 wait /

fc = 16MHz / selected high frequency mode (fc x 1)

(note3): Do not use an undefined code for the transfer mode register except for the defined codes listed in the above table.

3.4.3 Interrupt controller operation

The block diagram in Figure 3.4.3 shows the interrupt circuits. The left-hand side of the diagram shows the interrupt controller circuit. The right-hand side shows the CPU interrupt request signal circuit and the halt release circuit.

For each of the 36 interrupt channels there is an interrupt request flag (consisting of a flip-flop), an interrupt priority setting register and a micro DMA start vector register. The interrupt request flag latches interrupt requests from the peripherals. The flag is cleared to zero in the following cases:

- when reset occurs
- when the CPU reads the channel vector after accepted its interrupt
- when executing an instruction that clears the interrupt (write DMA start vector to INTCLR register)
- when the CPU receives a micro DMA request (when micro DMA is set)
- when the micro DMA burst transfer is terminated

An interrupt priority can be set independently for each interrupt source by writing the priority to the interrupt priority setting register (e.g. INTE0AD or INTE12). 6 interrupt priorities levels (1 to 6) are provided. Setting an interrupt source's priority level to 0 (or 7) disables interrupt requests from that source. The priority of non-maskable interrupts (NMI pin interrupts and Watch dog Timer interrupts) is fixed at 7. If interrupt request with the same level are generated at the same time, the default priority (the interrupt with the lowest priority or, in other words, the interrupt with the lowest vector value) is used to determine which interrupt request is accepted first.

The 3rd and 7th bits of the interrupt priority setting register indicate the state of the interrupt request flag and thus whether an interrupt request for a given channel has occurred.

The interrupt controller sends the interrupt request with the highest priority among the simulateous interrupts and its vector address to the CPU. The CPU compares the priority value <IFF[2:0]> in the Status Register by the interrupt request signal with the priority value set;if the latter is higher, the interrupt is accepted. Then the CPU sets a value higher than the priority value by 1(+1) in the CPU SR <IFF[2:0]>. Interrupt request where the priority value equals or is higher than the set value are accepted simultaneously during the previous interrupt routine.

When interrupt processing is completed (after execution of the RETI instruction), the CPU restores the priority value saved in the stack before the interrupt was generated to the CPU SR<IFF[2:0]>.

The interrupt controller also has registers(4 channels) used to store the micro DMA start vector. Writing the start vector of the interrupt source for the micro DMA processing (see Table 3.4.1), enables the corresponding interrupt to be processed by micro DMA processing. The values must be set in the micro DMA parameter register (e.g. DMAS and DMAD) prior to the micro DMA processing.




Figure 3.4.3

Block Diagram of Interrupt Controller

91C815-45

(1) Interrupt level setting registers

| Symbol | NAME | Address | 7 | 6 | 5 | | 4 | 3 | 2 | 1 | 0 |
|------------|-----------------|---------|-------|----------|----------|----------|-------|-------------------|-------------|--------|----------|
| | DITTO 0 | | | | INTAD | | | | IN | Т0 | |
| INTE0AD | INTO & INTAD | 90h | IADC | IADM | 2 IADM | 11 I | IADM0 | IOC | I0M2 | I0M1 | IOM0 |
| INTEUAD | Enable | 9011 | R | | R/W | 7 | | R | | R/W | |
| | Lindole | | 0 | 0 | 0 | | 0 | 0 | 0 | 0 | 0 |
| | INT1 & | | | | INT2 | | | | IN | T1 | |
| INTE12 | INT1 & INT2 | 91h | I2C | I2M2 | I2M | 1 | I2M0 | I1C | I1M2 | I1M1 | I1M0 |
| INTEIZ | Enable | 7111 | R | | R/W | 7 | | R | | R/W | |
| | | | 0 | 0 | 0 | | 0 | 0 | 0 | 0 | 0 |
| | INT3& | | | П | NTALM4 | | | | IN | T3 | • |
| INTE3 | INTALM | 92h | IA4C | IA4M | 2 IA4M | [1] | IA4M0 | I3C | I3M2 | I3M1 | I3M0 |
| ALM4 | 4Enable | 7211 | R | | R/W | 7 | | R | | R/W | |
| | | | 0 | 0 | 0 | | 0 | 0 | 0 | 0 | 0 |
| | INTALM | | | П | NTALM1 | | | | INTA | LM0 | |
| INTEALM | 0 & | 0.01 | IA1C | IA1M | 2 IA1M | [1] | IA1M0 | IA0C | IA0M2 | IA0M1 | IA0M0 |
| 01 | INTALM | 93h | R | | R/W | <i>T</i> | | R | | R/W | |
| | 1 Enable | | 0 | 0 | 0 | | 0 | 0 | 0 | 0 | 0 |
| | INTALM | | | П | NTALM3 | | | | INTA | LM2 | |
| | 2 & | | IA3C | IA3M | i | [1] | IA3M0 | IA2C | IA2M2 | IA2M1 | IA2M0 |
| INTEALM | INTALM | 94h | R | 11.10111 | R/W | | | R | 11 121112 | R/W | 11121110 |
| 23 | 3 Enable | | 0 | 0 | 0 | | 0 | 0 | 0 | 0 | 0 |
| | INTTA0 | | | INTT | A1(TMRA1 |) | | | INTTA0(| TMRA0) | - |
| | & | 95h | ITA1C | ITA1M | 12 ITA1N | И1 Г | TA1M(|) ITA0C | ITA0M2 | ITA0M1 | ITA0M0 |
| INTETA01 | INTTA1 | 95h | R | | R/W | 7 | | R | | R/W | |
| | Enable | | 0 | 0 | 0 | | 0 | 0 | 0 | 0 | 0 |
| | INTTA2 | | | INTT | A3(TMRA3 |) | | | INTTA2(| TMRA2) | |
| DIFFER 122 | & | 96h | ITA3C | ITA3M | I2 ITA3N | И1 I | TA3M(|) ITA2C | ITA2M2 | ITA2M1 | ITA2M0 |
| INTETA23 | INTTA3 | 9011 | R | | R/W | 7 | | R | | R/W | |
| | Enable | | 0 | 0 | 0 | | 0 | 0 | 0 | 0 | 0 |
| | INTRTC | | |] | NTKEY | | | | INT | RTC | |
| INTERTC | & | 97h | IKC | IKM2 | IKM | 1 | IKM0 | IRC | IRM2 | IRM1 | IRM0 |
| KEY | INTKEY |) / II | R | | R/W | 7 | | R | | R/W | |
| | Enable | | 0 | 0 | 0 | | 0 | 0 | 0 | 0 | 0 |
| | | | 1 | | | | | | | | |
| Interru | pt request flag | • | | | | | | | | | |
| | r 1 | • | • | | + | | | | | | |
| | | | | | <u> </u> | 1 | - | | | | |
| | | | 1: | xxM2 | lxxM1 | lxxN | 40 | Fu | inction (Wi | rite) | |
| | | | | 0 | 0 | 0 | | Disables interruj | pt requests | | |
| | | | | 0 | 0 | 1 | | Sets interrupt pr | | 1 | |
| | | | | 0 | 1 | 0 | | Sets interrupt pr | | | |
| | | | | 0 | 1 | 1 | | Sets interrupt pr | • | | |
| | | | | 1 | 0 | 0 | | Sets interrupt pr | - | | |
| | | | | 1 | 0 | 1 | | Sets interrupt pr | | | |
| | | | | 1 | 1 | 0 | | Sets interrupt pr | - | О | |
| | | | | 1 | 1 | 1 | | Disables interruj | pi requests | | |

| Symbol | NAME | Address | 7 | 6 | 5 | 4 | | 3 | 2 | 1 | 0 |
|--------|--------------------|-------------------------------------|-------|---------|--------------|----------|-----|----------------|------------------|----------|--------|
| | | | | | INTTX0 | | | | INT | RX0 | |
| | Interrupt | 00** | ITX00 | C ITX0N | | M1 ITX0 | M0 | IRX0C | IRX0M2 | IRX0M1 | IRX0M0 |
| INTES0 | Enable Serial 0 | 98H | R | | R/V | V | | R | | R/W | |
| | Serial 0 | | 0 | 0 | 0 | 0 | | 0 | 0 | 0 | 0 |
| | | | | | INTTX1 | | | | INT | RX1 | |
| | INTRX1 & | 99H | ITXT1 | C ITX1N | M2 ITX11 | M1 ITX1 | M0 | IRX1C | IRX1M2 | IRX1M1 | IRX1M0 |
| INTES1 | INTTX1 Enable | 99H | R | | R/V | V | | R | | R/W | |
| | Enable | | 0 | 0 | 0 | 0 | | 0 | 0 | 0 | 0 |
| | | | | | INTLCD | | | | IN' | TS2 | |
| INTES2 | INTES2 & INTLCD | 9AH | ILCD1 | C ILCDI | M2 ILCD | M1 ILCD | M0 | IS2C | IS2M2 | IS2M1 | IS2M0 |
| LCD | Enable | ЭАП | R | | R/V | V | | R | | R/W | |
| | Enable | | 0 | 0 | 0 | 0 | | 0 | 0 | 0 | 0 |
| | INTTC0 & | | | T | INTTC1 | | | | INT | TC0 | |
| INTET | INTTC1 | 9BH | ITC10 | C ITC1N | M2 ITC11 | M1 ITC11 | M0 | ITC0C | ITC0M2 | ITC0M1 | ITC0M0 |
| C01 | Enable |)DII | R | | R/V | V | | R | | R/W | |
| | Zimore | | 0 | 0 | 0 | 0 | | 0 | 0 | 0 | 0 |
| | INTTC2 & | | | T | INTTC3 | | | | INT | TC2 | |
| INTET | INTTC2 & INTTC3 | 9СН | ITC30 | C ITC3N | M2 ITC3 | M1 ITC3 | M0 | ITC2C | ITC2M2 | ITC2M1 | ITC2M0 |
| C23 | Enable | <i>y</i> en | R | | R/V | V | | R | | R/W | |
| | | | 0 | 0 | 0 | 0 | | 0 | 0 | 0 | 0 |
| | INTPO & | | | ı | INTP1 | | | | INT | : | |
| INTE | INTPO & | 9DH | IP1C | IP1M | | | 10 | IP0C | IP0M2 | IP0M1 | IP0M0 |
| P01 | Enable | <i>,</i> , , , , , , , , , , | R | | R/V | V | | R | | R/W | |
| | | | 0 | 0 | 0 | 0 | | 0 | 0 | 0 | 0 |
| | | | | | | | |] | | | |
| Interr | upt request fla | , — | | | | | | | | | |
| mten | upt request ma | B | | | + | | | | | | |
| | | | | | \downarrow | | | | | | |
| | | | | lxxM2 | lxxM1 | lxxM0 | | F | unction (W | rite) | |
| | | | | 0 | 0 | 0 | Dis | sables interri | int requests | <u> </u> | |
| | | | | 0 | 0 | 1 | | | riority level to | 1 | |
| | | | | 0 | 1 | 0 | | | riority level to | | |
| | | | | 0 | 1 | 1 | Set | ts interrupt p | riority level to | 3 | |
| | | | | 1 | 0 | 0 | Set | ts interrupt p | riority level to | 4 | |
| | | | | 1 | 0 | 1 | Set | ts interrupt p | riority level to | 5 | |
| | | | | 1 | 1 | 0 | | | riority level to | 6 | |
| | | | | 1 | 1 | 1 | Dis | sables interro | ipt requests | | |

(2) External interrupt control

| Symbol | NAME | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|--------|-----------|----------|----------|---|------------|------------|------------|------------|-----------|--------------|
| | | | | - | I3EDGE | I2EDGE | I1EDGE | I0EDGE | I0LE | NMIREE |
| | | | | | | | W | | | |
| | Interrupt | 8CH | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| IIMC | Input | | Always | | INT3EDGE | INT2EDGE | INT1EDGE | INT0EDGE | INT0 mode | 1: Operates |
| mvic | Mode | | write"0" | | 0: Rising | 0: Rising | 0: Rising | 0: Rising | 0: Edge | even on |
| | control | (no RMW) | | | 1: Falling | 1: Falling | 1: Falling | 1: Falling | 1: Level | rising / |
| | | | | | | | | | | falling edge |
| | | | | | | | | | | of NMI |
| | | | | | | | | | | |

| INT0 le | vel Enable | |
|---------|-----------------------------------------------|---|
| 0 | Rising edge detect INT | |
| 1 | "H" level INT | |
| NMI ri | sing edge Enable | |
| 0 | INT request generation at falling edge | |
| 1 | INT request generation at rising/falling edge | , |

(3) Interrupt request flag clear register

The interrupt request flag is cleared by writing the appropriate micro DMA start vector, as given in Table 3.4 1, to the register INTCLR.

For example, to clear the interrupt flag INT0, perform the following register operation after execution of the DI instruction.

INTCLR \leftarrow 0AH : Clears interrupt request flag INT0.

| Symbol | NAME | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|--------|-----------|----------|---|---|-------|----------|-----------|-------|-------|-------|
| | _ | | | | CLRV5 | CLRV4 | CLRV3 | CLRV2 | CLRV1 | CLRV0 |
| | Interrupt | 88H | | | | | W | | | |
| INTCLR | Control | | | | 0 | 0 | 0 | 0 | 0 | 0 |
| | Control | (no RMW) | | • | • | Interruj | ot Vector | | • | |

(4) Micro DMA start vector registers

This register assigns micro DMA processing to which interrupt source. The interrupt source with a micro DMA start vector that matches the vector set in this register is assigned as the micro DMA start source.

When the micro DMA transfer counter value reaches zero, the micro DMA transfer end interrupt corresponding to the channel is sent to the interrupt controller, the micro DMA start vector register is cleared, and the micro DMA start source for the channel is cleared. Therefore, to continue micro DMA processing, set the micro DMA start vector register again during the processing of the micro DMA transfer end interrupt.

If the same vector is set in the micro DMA start vector registers of more than one channel, the channel with the lowest number has a higher priority.

Accordingly, if the same vector is set in the micro DMA start vector registers of two channels, the interrupt generated in the channel with the lower number is executed until micro DMA transfer is complete. If the micro DMA start vector for this channel is not set again, the next micro DMA is started for the channel with the higher number. (Micro DMA chaining)

| Symbol | NAME | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---------|-----------------|---------|---|---|--------|--------|---------|------------|--------|--------|
| | | | | | | | DMA0 St | art Vector | | |
| DMAON | DMA0 | 0011 | | | DMA0V5 | DMA0V4 | DMA0V3 | DMA0V2 | DMA0V1 | DMA0V0 |
| DMA0V | Start Vector | 80H | | | | | R | W | | |
| | Vector | | | | 0 | 0 | 0 | 0 | 0 | 0 |
| | 200 | | | | | | DMA1 St | art Vector | | |
| DMA 137 | DMA1 | 81H | | | DMA1V5 | DMA1V4 | DMA1V3 | DMA0V2 | DMA1V1 | DMA1V0 |
| DMA1V | Start Vector | 81H | | | | | R | W | | |
| | Vector | | | | 0 | 0 | 0 | 0 | 0 | 0 |
| | 53.61.0 | | | | | | DMA2 St | art Vector | | |
| DMA2V | DMA2 Start | 82H | | | DMA2V5 | DMA2V4 | DMA2V3 | DMA2V2 | DMA2V1 | DMA2V0 |
| DMA2 V | Vector | 82H | | | | | R | W | | |
| | Vector | | | | 0 | 0 | 0 | 0 | 0 | 0 |
| | DMAG | | | | | | DMA3 St | art Vector | | |
| DMA2V | DMA3 | 83H | | | DMA3V5 | DMA3V4 | DMA3V3 | DMA3V2 | DMA3V1 | DMA3V0 |
| DMA3V | Start Vector | 63H | | | | | R | W | | |
| | VCCtOI | | | | 0 | 0 | 0 | 0 | 0 | 0 |

(5) Micro DMA burst specification

Specifying the micro DMA burst continues the micro DMA transfer until the transfer counter register reaches zero after micro DMA start. Setting a bit which corresponds to the micro DMA channel of the DMAB registers mentioned below to "1" specifies a burst.

| Symbol | NAME | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|--------|----------|---------|---|---|---|---|-------|-------------|---------------|-------|
| | DMA | | | | | | DMAR3 | DMAR2 | DMAR1 | DMAR0 |
| DMAR | Software | 89H | | | | | R/W | R/W | R/W | R/W |
| DMAK | Request | 89H | | | | | 0 | 0 | 0 | 0 |
| | Register | | | | | | | 1: DMA Soft | tware request | |
| | DMA | 0.177 | | | | | DMAB3 | DMAB2 | DMAB1 | DMAB0 |
| DMAB | Burst | 8AH | | | | | | R/ | W | |
| | Register | | | | | | 0 | 0 | 0 | 0 |

(6) Attention point

The instruction execution unit and the bus interface unit of this CPU operate independently. Therefore, immediately before an interrupt is generated, if the CPU fetches an instruction that clears the corresponding interrupt request flag, the CPU may execute the instruction that clears the interrupt request flag(*1) between accepting and reading the interrupt vector. In this case, the CPU reads the default vector 0008H and reads the interrupt vector address FFFF08H.

To avoid the avobe plogram, place instructions that clear interrupt request flags after a DI instruction.

In the case of changing the value of the interrupt mask register <IFF2:0> by execution of POP SR instruction, disable an interrupt by DI instruction before execution of POP SR instruction.

In addition, take care as the following 2 circuits are exceptional and demand special attention.

| INTO Level Mode | In Level Mode INT0 is not an edge-triggered interrupt. Hence, in Level Mode the interrupt request flip-flop for INT0 does not function. The peripheral interrupt request passes through the S input of the flip-flop and becomes the Q output. If the interrupt input mode is changed from Edge Mode to Level Mode, the interrupt request flag is cleared automatically. If the CPU enters the interrupt response sequence as a result of INT0 going from 0 to 1, INT0 must then be held at 1 until the interrupt response sequence has been completed. If INT0 is set to Level Mode so as to release a Halt state, INT0 must be held at 1 from the time INT0 changes from 0 to 1 until the Halt state is released. (Hence, it is necessary to ensure that input noise is not interpreted as a 0, causing INT0 to revert to 0 before the Halt state has been released.) When the mode changes from Level Mode to Edge Mode, interrupt request flags which were set in Level Mode will not be cleared. Interrupt request flags must be cleared using the following sequence. DI LD (IIMC), 00H; Switches interrupt input mode from Level Mode to Edge Mode. |
|-----------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| | LD (IIMC), 00H; Switches interrupt input mode from Level Mode to |
| | EI |
| INTRX | The interrupt request flip-flop can only be cleared by a Reset or by reading the Serial Channel Receive Buffer. It cannot be cleared by an instruction. |

(note): The following instructions or pin input state changes are equivalent to instructions that clear the interrupt request flag.

INTO: Instructions which switch to Level Mode after an interrupt request has been generated in Edge Mode.

The pin input change from High to Low after interrupt request has been generated in Level Mode. (H >>>L)

INTRX: Instruction which read the Receive Buffer

3.5 Port Functions

The TMP91C815 features 61 bit settings which relate to the various I/O ports.

As well as general-purpose I/O port functionality, the port pins also have I/O functions which relate to the built-in CPU and internal I/Os. Table 3.5.1 lists the functions of each port pin. Table 3.5.2 lists I/O registers and their specifications.

Table 3.5.1 Port functions

(R: PU= with programmable pull-up resistor / U= with pull-up resistor)

| Port name | Pin name | Number of pins | Direction | R | Direction Setting unit | Pin name for built-in function |
|-----------|------------|----------------|------------------|----|---------------------------|--------------------------------|
| Port 1 | P10 toP17 | 8 | I/O | _ | Rit | D8 to D15 |
| Port 2 | P20 to P27 | 8 | Output | _ | (Fixed) | A16 to A23 |
| Port 5 | P52 | 1 | I/O | PU | Bit | HWR |
| | P53 | 1 | I/O | PU | Bit | WAIT |
| | P54 | 1 | I/O | PU | Bit | BUSRQ |
| | P55 | 1 | I/O | PU | Bit | BUSAK |
| | P56 | 1 | I/O | PU | Bit | R/\overline{W} |
| Port 6 | P60 | 1 | Output | - | (Fixed) | CS0 |
| | P61 | 1 | Output | _ | (Fixed) | CS1 |
| | P62 | 1 | Output | _ | (Fixed) | CS2 ,/CS2A |
| | P63 | 1 | Output | _ | (Fixed) | CS3 |
| | P64 | 1 | Output | _ | (Fixed) | EA24,/CS2B |
| | P65 | 1 | Output | | (Fixed) | EA25,/CS2C |
| | P66 | | _ | _ | (Fixed) | /CS2D |
| | | 1 | Output | _ | , , | |
| | P67 | 1 | Output | - | (Fixed) | /CS2E |
| Port 7 | P70 | 1 | I/O | _ | Bit | SCK,OPTRX0 |
| | P71 | 1 | I/O | PU | Bit | SO/SDA,OPTTX0 |
| | P72 | 1 | I/O | PU | Bit | SI/SCL |
| | P73 | 1 | I/O | _ | Bit | /CS2F |
| | P74 | 1 | I/O | - | Bit | /CS2G |
| | P75 | 1 | I/O | _ | Bit | /CSEXA |
| | P76 | 1 | I/O | _ | Bit | MSK |
| | P77 | 1 | I/O | _ | Bit | VEECLK |
| Port 8 | P80 to P87 | 8 | Input | _ | (Fixed) | AN0 toAN7, ADTRG (P83) |
| Port 9 | P90 to P97 | 8 | Input | U | (Fixed) | KI0 to KI7 |
| Port A | PA0 to PA7 | 8 | Output | _ | (Fixed) | KO0 to KO7 |
| Port B | PB0 | 1 | I/O | _ | Bit | TAOIN |
| | PB1 | 1 | I/O | _ | Bit | TA1OUT |
| | PB2 | 1 | I/O | _ | Bit | TA3OUT |
| | PB3 | 1 | I/O | _ | Bit | INT0 |
| | PB4 | 1 | I/O | - | Bit | INT1 |
| | PB5 | 1 | I/O | - | Bit | INT2 |
| | PB6 | 1 | I/O | _ | Bit | INT3 |
| Port C | PC0 | 1 | I/O | - | Bit | TXD0 |
| | PC1 | 1 | I/O | _ | Bit | RXD0 |
| | PC2 | 1 | I/O | _ | Bit | SCLK0/CTS0 |
| | PC3 | 1 | I/O | _ | Bit | TXD1 |
| | PC4 PC5 | 1 1 | I/O I/O | _ | Bit Bit | RXD1 |
| | + | | | _ | | SCLK1/CTS1 |
| Port D | PD0 | 1 | Output | _ | (Fixed) | D1BSCP |
| | PD1 PD2 | 1 | Output | _ | (Fixed) | D2BLP D2BER |
| | PD2 PD3 | 1 1 | Output Output | _ | (Fixed) (Fixed) | D3BFR DLEBCD |
| | PD3 PD4 | 1 | Output Output | _ | (Fixed) | DOFFB |
| | PD5 | 1 | Output | _ | (Fixed) | SCOUT |
| | PD6 | 1 | Output | _ | (Fixed) | ALARM,/MLDALM |
| | PD7 | 1 1 | Output | _ | (Fixed) | MLDALM |

Table 3.5.2 I/O Registers and Specifications (1/2)

X: Don't care

| Port | Pin name | Specification | | I/O register | | | | | |
|---------|------------|------------------------------|----|--------------|--------|-----------|--|--|--|
| Port | Pin name | Specification | Pn | PnCR | PnFC | PnFC2 | | | |
| Port 1 | P10 toP17 | Input port | X | 0 | None | None | | | |
| (note1) | | Output port | X | 1 | | | | | |
| | | D8 to D15 bus | X | X | | | | | |
| Port 2 | P20toP27 | Output port | X | None | 0 | | | | |
| | | A16 to A23 output | X | | 1 | | | | |
| Port 5 | P52 to P56 | Input port (Without PU) | 0 | 0 | 0 | | | | |
| | | Input port (with PU) | 1 | 0 | 0 | | | | |
| | | Output port | X | 1 | 0 | | | | |
| | P52 | HWR output | X | 1 | 1 | | | | |
| | P53 | WAIT input (Without PU) | 0 | 0 | | | | | |
| | | WAIT input (With PU) | 1 | 0 | None | | | | |
| | P54 | BUSRQ input (Without PU) | 0 | 0 | 1 | | | | |
| | | BUSRQ input (With PU) | 1 | 0 | 1 | | | | |
| | P55 | BUSAK output | X | 1 | 1 | | | | |
| | P56 | R/W output | X | 1 | 1 | | | | |
| Port 6 | P60 to P67 | Output port | X | | 0 | 0 | | | |
| | P60 | CS0 output | X | | 1 | None | | | |
| | P61 | CS1 output | X | | 1 | | | | |
| | P62 | CS2 output | X | | 1 | 0 | | | |
| | | /CS2A output | X | | X | 1 | | | |
| | P63 | CS3 output | X | None | 1 | None | | | |
| | P64 | EA24 output | X | | 1 | 0 | | | |
| | | /CS2B output | X | | X | 1 | | | |
| | P65 | EA25 output | X | | 1 | 0 | | | |
| | | /CS2C output | | | X | 1 | | | |
| | P66 | /CS2D output | X | | 0 | 1 | | | |
| | P67 | /CS2E output | X | | 0 | 1 | | | |
| Port 7 | P70 to P77 | Input port (without PU) | 0 | 0 | 0 | 0 | | | |
| | | Input port (With PU) | 1 | 0 | 0 | 0 | | | |
| | | Output port | X | 1 | 0 | 0 | | | |
| | P70 | SCK input | X | 0 | 0 | 0 | | | |
| | | SCK output | X | 1 | 1 | 0 | | | |
| | | OPTRX0 input (note2) | 1 | 0 | X | 1 | | | |
| | P71 | SDA input | X | 0 | 0 | 0 | | | |
| | | SDA output (note3) | X | 1 | 1 | 0 | | | |
| | | SO output | X | 1 | 1 | 0 | | | |
| | | OPTTX0 output (note2) | 1 | 1 | X | 1 | | | |
| | P72 | SI input | X | 0 | 0 | 0 | | | |
| | | SCL input | X | 0 | 0 | 0 | | | |
| | D72 | SCL output (note3) | X | 1 | 1 v | 0 | | | |
| | P73 P74 | /CS2F output /CS2G output | X | 1 | X | 1 | | | |
| | P74 P75 | * | X | 1 | | 1 | | | |
| | | /CSEXA output (noted) | X | 1 | X | 1 None | | | |
| | P76 | MSK input (note4) | X | 0 | 0 | None | | | |

Table 3.5.2 I/O Registers and Specifications (2/2)

X: Don't care

| Dt | Di., | C., | | I/O regi: | ster | |
|--------|------------|------------------------------|----|-----------|------|-------|
| Port | Pin name | Specification | Pn | PnCR | PnFC | PnFC2 |
| Port 8 | P80 to P87 | Input port | X | | | |
| | | AN0 to 7 input (note5) | X | No | ne | |
| | P83 | ADTRG input (note6) | X | | | |
| Port 9 | P90 to P97 | Input port | X | N | 0 | |
| | | KI0 to 7 input | X | None | 1 | |
| Port A | PA0 to PA7 | Output port | X | | 0 | |
| | | KO0 to 7 output (CMOS) | X | None | 0 | |
| | | KO0 to 7 output (Open drain) | X | | 1 | |
| Port B | PB0 to PB6 | Input port | X | 0 | 0 | |
| | | Output port | X | 1 | 0 | |
| | PB0 | TA0IN input | X | 0 | None | |
| | PB1 | TA1OUT output | X | 1 | 1 | |
| | PB2 | TA3OUT output | X | 1 | 1 | |
| | PB3 | INT0 input | X | 0 | 1 | |
| | PB4 | INT1 input | X | 0 | 1 | |
| | PB5 | INT2 input | X | 0 | 1 | |
| | PB6 | INT3 input | X | 0 | 1 | |
| Port C | PC0 to PC5 | Input port | X | 0 | 0 | |
| | | Output port | X | 1 | 0 | |
| | PC0 | TXD0 output (Note2) | 1 | 1 | 1 | None |
| | PC1 | RXD0 input (Note2) (Note7) | 1 | 0 | None | |
| | PC2 | SCLK0 input (Note2) | 1 | 0 | 0 | |
| | | SCLK0 output (Note2) | 1 | 1 | 1 | |
| | | CTSO input (Note2) | 1 | 0 | 0 | |
| | PC3 | TXD1 output (Note2) | 1 | 1 | 1 | |
| | PC4 | RXD1 input (Note2) | 1 | 0 | None | |
| | PC5 | SCLK1 input (Note2) | 1 | 0 | 0 | |
| | | SCLK1 output (Note2) | 1 | 1 | 1 | |
| | | CTS1 input (Note2) | 1 | 0 | 0 | |
| Port D | PD0 to PD7 | Output port | X | | 0 | |
| | PD0 | D1BSCP output | X | 1 | 1 | |
| | PD1 | D2BLP output | X | | 1 | |
| | PD2 | D3BFR output | X |] | 1 | |
| | PD3 | DLEBCD output | X |] N | 1 | |
| | PD4 | DOFFB output | X | None | 1 | |
| | PD5 | SCOUT output | X |] | 1 | - |
| | PD6 | /ALARM output | |] | 1 | |
| | | /MLDALM output | 0 |] | 1 | |
| | PD7 | MLDALM output | X |] | 1 | |

(note1): PORT1 is only use for PORT or DATA bus(D8 to D15) by setting AM1 and AM0 pins.

(note2): As for input ports of SIO1 and SIO2: (OPTRX0,OPTTX0,TXD0,TRX0,SCCLK0,/CTS0, TXD1,TRX1,SCCLK1,/CTS1), logical selection for output data or input data is determined by the output latch register Pn of each port.

(note3): In case using P71 and P72 for SDA and SCL as open-drain ports, set to P7ODE<ODEP71:ODEP72>.

(note4): In case using P76 for MSK port, set to P7FC<P76F>.

(note5): In case using P80 to P87 for analog input ports of A/D converter, set to ADMOD1<ADCH2:ADCH1:ADCH0>.

(note6): In case using P83 for ADTRG input port, set to ADMOD1<ADTRGE>.

(note7): In case using PC1 for RXD0 port, set "1" to P7FC2<P70FC>.

After Reset, the port pins listed below function as general-purpose I/O port pins.

Resetting sets I/O pins, which can be programmed for either input or output to be input ports pins. Setting the port pins for internal function use must be done in software.

Note about bus release and programmable pull-up I/O port pins

When the bus is released (i.e. when BUSAK = 0), the output buffers for D0 to D15, A0 to A23, and the control signals (RD, WR, HWR, R/W and CS0 to CS3, EA24, 25/CS2A to 2G/CSEXA) are off and are set to High-Impedance.

However, the output of built-in programmable pull-up resistors are kept before the bus is released. These programmable pull-up resistors can be selected ON/OFF by programmable when they are used as the input ports.

When they are used as output ports, they cannot be turned ON/OFF in software.

Table 3.5.3 shows the pin states after the bus has been released.

Table 3.5.3 Pin states (after bus release)

| | The nin state (| when the bus is released) | | |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------|--|--|
| Pin name | , | <u>, </u> | | |
| | Port mode | Function mode | | |
| D0-D7 | | Become high-impedance(Hz). | | |
| D8-D15(P10-P17) | The state is not changed. (do not become to high impedance (Hz).) | 1 | | |
| A0-A15 | | First sets all bits to high, then sets them to High-impedance(Hz). | | |
| A16-23(P20-P27) | The state is not changed. (do not become to high impedance (Hz).) | 1 | | |
| /RD. /WR | | <u> </u> | | |
| P52 (/HWR), P56 (R/W), | The state is not changed. (do not become to high impedance (Hz).) | First sets all bits to high, then the output buffer is OFF. The programmable pull up resistor is ON irrespective of the output latch. | | |
| P60 (/CS0),P61 (/CS1), P62 (/CS2,/CS2A), P63 (/CS3), P64 (EA24,/CS2B), P65 (EA25,/CS2C), P66 (/CS2D), P67 (/CS2E), P73 (/CS2F), P74 (/CS2G), P75 (/CSEXA) | <u>†</u> | First sets all bits to high, then sets them to high-impedance(Hz). | | |

3.5.1 Port 1 (P10 to P17)

Port 1 is an 8-bit general-purpose I/O port. Each bit can be set individually for input or output using the control register P1CR. Resetting, the control register P1CR to "0" and sets Port 1 to input mode. In addition to functioning as a general-purpose I/O port, Port 1 can also function as data bus (D8 to 15).




Figure 3.5.1 Port 1

3.5.2 Port 2 (P20 to P27)

Port 2 is an 8-bit output port. In addition to functioning as a output port, Port 2 can also function as an address bus (A16 to A23).

Each bit can be set individually for address bus using the function register P2FC. Resetting sets all bits of the function register P2FC to 1 and sets Port 2 to address bus.




Figure 3.5.2 Port 2

Port 1 Register

P1 (0001H)

| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
|---|-------------|-----------------------------------------------------|-----|-----|-----|-----|-----|-----|-----|--|--|
| | bit Symbol | P17 | P16 | P15 | P14 | P13 | P12 | P11 | P10 | | |
|) | Read/Write | te R/W | | | | | | | | | |
| | After Reset | Input mode (Output latch register is cleared to 0.) | | | | | | | | | |

Port 1 Control Register

P1CR (0004H)

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
|-------------|--------------|------|------|------|------|------|------|------|--|--|--|
| bit Symbol | P17C | P16C | P15C | P14C | P13C | P12C | P11C | P10C | | | |
| Read/Write | | W | | | | | | | | | |
| After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | | |
| Function | 0: IN 1: OUT | | | | | | | | | | |
| | | | | | | | | | | | |

Port 1 I/O setting0: Input

1: Output

Port 2 Register

P2 (0006H)

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | | |
|-------------|-------------------------------------|-----|-----|-----|-----|-----|-----|-----|--|--|--|--|--|
| bit Symbol | P27 | P26 | P25 | P24 | P23 | P22 | P21 | P20 | | | | | |
| Read/Write | | RW | | | | | | | | | | | |
| After Reset | Output latch register is set to "1" | | | | | | | | | | | | |

Port 2 Function Register

P2FC (0009H)

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | |
|-------------|-------------------------------------|-----------------|------|------|------|------|------|------|--|--|--|--|
| bit Symbol | P27F | P26F | P25F | P24F | P23F | P22F | P21F | P20F | | | | |
| Read/Write | | W | | | | | | | | | | |
| After Reset | 1 | 1 1 1 1 1 1 1 1 | | | | | | | | | | |
| Function | 0: Port 1: Address bus (A23 to A16) | | | | | | | | | | | |

(note): Read-modify-write is prohibited for P1CR and P2FC.

Figure 3.5.3 Registers for Ports 1 and 2

3.5.3 Port 5 (P52 to P56)

Port 5 is an 5-bit general-purpose I/O port. I/O is set using control register P5CR and P5FC. Resetting resets all bits of the output latch P5 to "1", the control register P5CR and the function register P5FC to "0" and sets P52 to P56 to input mode with pull-up register.

In addition to functioning as a general-purpose I/O port, Port 5 also functions as I/O for the CPU's control / status signal.

When the P5<RDE> register clearing to "0",outputs the RD strobe (used for the peused static RAM) of the RD pin even when the internal addressed.

If the $\langle RDE \rangle$ remains "1", the \overline{RD} strobe signal is output only when the external address are is accessed.




Figure 3.5.4 Port 5 (P52,P55,P56)




Figure 3.5.5 Port 5 (P53,P54)


Port 5 Register

P5 (000DH)

| Ī | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
|---|-------------|---------------------------|-----|-----|-----|---|-----|---|---|--|--|--|
| I | bit Symbol | | P56 | P53 | P52 | | RDE | | | | | |
| | Read/Write | , | RW | | | | | | | | | |
| ſ | After reset | Input mode (With Pull-up) | | | | | | | | | | |
| | | | 1 | 1 | 1 | 1 | 1 | | 1 | | | |

Port 5 Control Register

P5CR (000AH)



Port 5 function register

P5FC (000BH)

| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
|-----|-------------|---|---------------------|------|--------------------|---|-------------------|---|---|--|--|--|
| | bit Symbol | | P56F | P55F | P54F | | P52F | - | - | | | |
| BH) | Read/Write | W | | | | | | | | | | |
| | After reset | | 0 | 0 | 0 | | 0 | | | | | |
| | Function | | 0: PORT 1: R / W | • | 0: PORT 1:BUSRQ | | 0: PORT 1: HWR | | | | | |

(note1): Read-modify-write is prohibited for register P5CR,P5FC.

(note2): When port5 is used in the input mode, P5 register controls the built-in pull-up resistor. Read-modify-write is prohibited in the input mode or the I/O mode. Setting the built-in pull-up resistor may be depended on the States of the input pin.

(note3): When P53 pin is used as a /WAIT pin ,set P5CR<P53C> to "0" and Chip Select/WAIT control register <BnW2:0> to "010"

Figure 3.5.6 Registers for Port 5

3.5.4 Port6 (P60 to P67)

Port60 to 67 are 8bit output ports. Resetting sets output latch of P62 to "0" and output latchs of P60 to P61,P63 to P67 to "1".

Port6 also function as chip-select output(/CS0 to /CS3), extend address output(EA24,EA25) and extend chip-select output(/CS2A,/CS2B,/CS2C,/CS2D,/CS2E).

Writing "1" in the corresponding bit of P6FC,P6FC2 enables the respective functions.

Resetting resets the P6FC,P6FC2 to "0", and sets all bits to output ports.




Figure 3.5.10 Port 6

Port 6 Register 5 2 0 6 4 3 1 P6 bit Symbol P67 P66 P65 P64 P63 P62 P61 P60 (0012H)Read/Write R/W After reset 1 1 0 1 Port 6 Function Register 6 5 4 3 1 0 P6FC bit Symbol P65F P64F P63F P62F P61F P60F (0015H)Read/Write W After reset 0: PORT 0: PORT Always write "0" 0: PORT 0: PORT 0: PORT 0: PORT **Function** 1: EA24 1: /CS2 1: /CS1 1: /CS0 1: EA25 Port 6 Function Register 2 6 5 4 2 0 3 P6FC2 bit Symbol P67F2 P66F2 P65F2 P64F2 P62F2 (001BH) Read/Write W W After reset 0 0: <P66F> 0: <P65F> 0: <P64F> 0: <P67F> 0: <P62F> Always write "0" Always **Function** 1: /CS2E 1: /CS2D 1: /CS2C 1: /CS2A

(note): Read-modify-write is prohibited for P6FC and P6FC2 .

Figure 3.5.11 Register for Port 6

3.5.5 Port7 (P70 to P77)

Port 7 is an 8-bit general-purpose I/O port. I/O can be set on bit basis using the control register. Resetting sets Port 7 to input port and all bits of output latch to"1".

In addition to functioning as a general-purpose I/O port, Port 7 also functions as follows.

- 1. Input/output function for serial bus interface(SCK,SO/SDA.SI/SCL)
- 2. Input/output function for IrDA (OPTRX0,OPTTX0)
- 3. Extend chip-select output (/CS2F,/CS2G,/CSEXA)
- 4. Clock control function for voltage booster of external LCD driver (MSK, VEECLK)

Writing "1" in the corresponding bit of P7FC,P7FC2 enables the respective functions. Resetting resets the P7FC,P7FC2 to "0", and sets all bits to input ports.

(1) Port70 (SCK,OPTRX0))

Port70 is a general-purpose I/O port. It is also used as SCK(clock signal for SIO mode)and OPTRX0 (receive input for IrDA mode of SIO0).

Used as OPTRX0, it is possible to logical-invert by P7<P70>="0".

For PortC1, RXD0 or OPTRX0 is used P7FC2<P70F2>.




Figure 3.5.12 Port 70

(2) Port71 (SO/SDA/OPTTX0)

Port71 is a general-purpose I/O port. It is also used as SDA (data input for I²C mode), SO (data output for SIO mode) for serial bus interface and OPTTX0 (transmit output for IrDA mode of SIO0).

Used as OPTTX0, it is possible to logical-invert by P7<P71>="0".




Figure 3.5.13 Port 71

(3) Port 72 (SI/SCL)

Port72 is a general-purpose I/O port. It is also used as SI (data input for SIO mode), SCL (clock input/output for I^2C mode) for serial bus interface and input for release hard-protect.




Figure 3.5.14 Port 72

(4) Port 73 (/CS2F),74(/CS2G),75(/CSEXA)

Port73 to 75 are general-purpose I/O ports. These are also used as control signal for extend chip-select output.




Figure 3.5.15 Port 73,74,75

(5) Port 76(MSK),77(VEECLK)

Port76 and 77 are general-purpose I/O ports. These are also used as clock control function for voltage booster of external LCD driver.

MSK pin (P76) is a input pin from external LCD driver, clock output from VEECLK pin is controlled by state of this pin. Logic of this pin is controlled with P7FC<P76F>.

VEECLK pin outputs clock of 32KHz for voltage booster or "0" level according to request from MSK pin. VEECLK output is controlled with P7FC<P77F>.




Figure 3.5.16 Port 76,77

| | | | | Po | ort 7 Register | | | | | | | | |
|--------------------------|--------------|----------|--------------------------------|------------------|---------------------------|------------------|--------------|------------------|--------------|--|--|--|--|
| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | |
| P7 | bit Symbol | P77 | P76 | P75 | P74 | P73 | P72 | P71 | P70 | | | | |
| (0013H) | Read/Write | | | | R | W | | | | | | | |
| | After reset | | | , | Input | mode | | | | | | | |
| | 7 (10) 10001 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | | | | |
| | | | | Port 7 | Control Regi | ster | | | | | | | |
| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | |
| P7CR | bit Symbol | P77C | P76C | P75C | P74C | P73C | P72C | P71C | P70C | | | | |
| (0016H) | Read/Write | W | | | | | | | | | | | |
| | After reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | | | |
| | 7 (10) 10001 | | 0: IN 1: OUT | | | | | | | | | | |
| Port 7 Function Register | | | | | | | | | | | | | |
| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | |
| P7FC | bit Symbol | P77F | P76F | P75F | P74F | P73F | P72F | P71F | P70F | | | | |
| (0017H) | Read/Write | W | | | | | | | | | | | |
| | After reset | 0 | | | | | | | | | | | |
| | | 0:PORT | MSK | 0: PORT | 0: PORT | 0: PORT | 0: PORT | 0: PORT | 0: PORT | | | | |
| | Function | 1:VEECLK | • | 1: | 1: | 1: | 1: SCL | 1: SDA/SO | 1: SCK | | | | |
| | | | 0: "1" enable 1: "0" enable | | | | output | output | output | | | | |
| | | ı | T. O CHASIC | Port 7 F | ort 7 Function Register 2 | | | | | | | | |
| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | |
| P7FC2 | bit Symbol | | | P75F2 | P74F2 | P73F2 | P72F2 | P71F2 | P70F2 | | | | |
| (001CH) | Read/Write | | | | | V | V | | | | | | |
| | After reset | | | | | (|) | _ | | | | | |
| | | | | 0: <p75f></p75f> | 0: <p74f></p74f> | 0: <p73f></p73f> | Always write | 0: <p71f></p71f> | SIO0 RXD | | | | |
| | | | | 1:/CSEXA | 1: /CS2G | 1: /CS2F | to '0' | 1: OPTTX0 | Pin select | | | | |
| | Function | | | output | output | output | | | 0: RXD0(PC1) | | | | |
| | | | | | | | | | 1:OPTRX0 | | | | |
| | | | | | | | | | (P70) | | | | |
| | | | | | | | | | | | | | |
| | | | | Port | 7 ODE Regis | ter | | | | | | | |
| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | |
| P7ODE | bit Symbol | | | | | | ODEP72 | ODEP71 | | | | | |
| (001FH) | Read/Write | | | | | | | | | | | | |
| | After reset | | | | | | 0 | 0 | | | | | |
| | Function | | | | | | 0: 3-S | | | | | | |
| | Function | | | | | | 1: Ope | n Drain | | | | | |

(note): Read-modify-write is prohibited for P7CR,P7FC, P7FC2 and P7ODE.

Figure 3.5.17 Register for Port 7

3.5.6 Port 8 (P80 to P87)

Port 8 is an 8-bit input port and can also be used as the analog input pins for the internal A/D converter. P83 can also be used as ADTRG pin for the A/D converter.




Figure 3.5.18 Port 8

Port 8 Register

6 5 4 3 2 0 P8 P87 P86 P85 P84 P83 P82 P81 P80 Bit Symbol (0018H)Read/Write R After reset Input mode

(note): The input channel selection of A/D Converter and the permission of ADTRG input are set by A/D Converter mode register ADMOD1.

Figure 3.5.19 Register for Port 8

3.5.7 Port 9 (P90 to P97)

Port 90 to 97 are 8-bit input ports with pull-up resistors. In addition to functioning as general-purpose I/O port, port 90 to 97 can also Key-on wake-up function as Key board interface. The various functions can each be enabled by writing "1" to the corresponding bit of the Port 9 Function Register (P9FC). Resetting resets all bits of the register P9FC to "0" and sets all pins to be input port.





Figure 3.5.20 Port 9

Port 9 Register

When P9FC="1", if either of input of KI0-KI7 pins falls down, INTKEY interrupt is generated. INTKEY interrupt can be used release all HALT mode.



(note): Read-Modify-Write is prohibited for the registers P9FC.

Figure 3.5.21 Port 9 register

3.5.8 Port A (PA0 to PA7)

Port A0 to A7 are 8-bit output ports, and also used Key board interface pin KO0 to KO7 which can set open drain output buffer.

Writing "1" to the corresponding bit of the port A function register (PAFC) enable the open drain output.

Resetting reset bits of the registers PA to "1" and PAFC to "0", and all pin outputs "1".




Figure 3.5.22 Port A

| _ | | | | Poi | rt A Register | | | | | | | | |
|---------|----------------|-----|--------------------------|-----|---------------|-----|-----|-----|-----|--|--|--|--|
| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | |
| PA | bit Symbol | PA7 | PA6 | PA5 | PA4 | PA3 | PA2 | PA1 | PA0 | | | | |
| (001EH) | Read/Write R/W | | | | | | | | | | | | |
| | After reset | | 1 | | | | | | | | | | |
| · | | | Port A Function Register | | | | | | | | | | |
| : | 7 6 5 4 3 2 1 | | | | | | | | 0 | | | | |

PAFC (0021H)

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
|-------------|------|------------------------------|------|------|------|------|------|------|--|--|
| bit Symbol | PA7F | PA6F | PA5F | PA4F | PA3F | PA2F | PA1F | PA0F | | |
| Read/Write | | W | | | | | | | | |
| After reset | 0 | 0 0 0 0 0 0 0 | | | | | | | | |
| | , | 0: CMOS output 1: open drain | | | | | | | | |

(note): Read-modify-write is prohibited for PAFC.

Figure 3.5.23 Register for Port A

3.5.9 Port B (PB0 to PB6)

Port B0 to PB6 is a 7-bit general-purpose I/O port. Each bit can be set individually for input or output. Resetting sets Port B to be an input port.

In addition to functioning as a general-purpose I/O port, Port B0 has clock input terminal TA0IN of 8 bits timer 0, and port B1, B2 each has facility of 8 bits timer listing TA1OUT, TA3OUT terminal. And, port B3 to B6 has each external interruption input facility of INT0 to INT3. Edge selection of external interruption is establishes by IIMC register in the interrupt controller.

Timer output function and external interrupt function can be enabled by writing "1" to the corresponding bits in the Port B Function Register (PBFC). Resetting resets all bits of the registers PBCR and PBFC to "0", and sets all bits to be input ports.




Figure 3.5.24(1) Port B0 to B2

(2) PB3 (INT0), PB4 (INT1)-PB6 (INT3)




Figure 3.5.24(2) Port B3




Figure 3.5.24(3) Port B4 to B6

Port B Register

| | | | | | = | | | | | | | | |
|---------|-------------|---|---------|--------------|-------------|------------|-----------|-----------|------|--|--|--|--|
| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | |
| РВ | bit Symbol | | PB6 | PB5 | PB4 | PB3 | PB2 | PB1 | PB0 | | | | |
| (0022H) | Read/Write | | | R/W | | | | | | | | | |
| | After Reset | | | | | Input Mode | | | | | | | |
| | | | 1 | 1 | 1 | 1 | 1 | 1 | 1 | | | | |
| | | | | Port B | Control Reg | ister | | | | | | | |
| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | |
| PBCR | bit Symbol | | PB6C | PB5C | PB4C | PB3C | PB2C | PB1C | PB0C | | | | |
| (0024H) | Read/Write | | | W | | | | | | | | | |
| | After Reset | | | 0 | | | | | | | | | |
| | | | | 0: IN 1: OUT | | | | | | | | | |
| | | | | Port B | Function Re | gister | | | | | | | |
| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | |
| PBFC | bit Symbol | | PB6F | PB5F | PB4F | PB3F | PB2F | PB1F | / | | | | |
| (0025H) | Read/Write | | | | 1 | N | | | | | | | |
| | After Reset | | | | _ | 0 | _ | | | | | | |
| | Function | | 0: PORT | 0: PORT | 0: PORT | 0: PORT | 0: PORT | 0: PORT | | | | | |
| | runction | | 1: INT3 | 1: INT2 | 1: INT1 | 1: INT0 | 1: TA3OUT | 1: TA1OUT | | | | | |

(note1): Read-Modify-Write is prohibited for the registers PBCR and PBFC.

(note2): PB0/TA0IN pin does not have a register changing PORT/FUNCTION. For example, when it is used as an input port, the input signal is inputted to 8 bit timer.

Figure 3.5.25 Register for Port B

3.5.10 Port C (PC0 to PC5)

Port C0 to C5 are 6-bit general-purpose I/O ports. Each bit can be set individually for input or output. Resetting sets PC0 to PC5 to be an input ports. It also sets all bits of the output latch register to "1".

In addition to functioning as general-purpose I/O port pins, PC0 to PC5 can also function as the I/O for serial channels 0 and 1. A pin can be enabled for I/O by writing "1" to the corresponding bit of the Port C Function Register (PCFC).

Resetting resets all bits of the registers PCCR and PCFC to 0 and sets all pins to be input ports .

(1) Port C0, C3 (TXD0/TXD1)

As well as functioning as I/O port pins, port C0 and C3 can also function as serial channel TXD output pins. In case of use TXD0/TXD1, it is possible to logical invert by setting the register PC<PC0,PC3>.

And port C0 to C3 have a programmable open drain function which can be controlled by the register PCODE<ODEPC0, ODEPC3>.




Figure 3.5.26(1) Port C0 and C3

(2) Port C1, C4 (RXD0, 1)

Port C1 and C4 are I/O port pins and can also is used as RXD input for the serial channels. In case of use RXD0/RXD1, it is possible to logical invert by setting the register PC<PC1,PC4>.

And input data of SIO0 can be select from RXD/PC1 pin or OPTRX0/P70 by setting the register PCFC2<P70F2>.




Figure 3.5.26(2) Port C1 and C4

(3) Port C2(/CTS0,SCLK0),C5(/CST1,SCLK1)

Port C2 and C4 are I/O port pins and can also is used as /CTS input or SCLK input/output for the serial channels. In case of use /CTS,SCLK, it is possible to logical invert by setting the register PC<PC2,PC5>.




Figure 3.5.26(3) Port C2 and C5

TOSHIBA

| | | | | | it o register | | | | | | | |
|---------|--------------|------|---|----------|---------------|---------|----------|------|----------|--|--|--|
| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
| PC | bit Symbol | | | PC5 | PC4 | PC3 | PC2 | PC1 | PC0 | | | |
| (0023H) | Read/Write | | | | | R/ | W | | | | | |
| | After Reset | | | | 9 | Input | mode | 9 | | | | |
| | | | | 1 | 1 | 1 | 1 | 1 | 1 | | | |
| | | | | Port C | Control Regi | ister | | | | | | |
| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
| PCCR | bit Symbol | | | PC5C | PC4C | PC3C | PC2C | PC1C | PC0C | | | |
| (0026H) | Read/Write | ve W | | | | | | | | | | |
| | After Reset | | | 0 | 0 | 0 | 0 | 0 | 0 | | | |
| | 0: IN 1: OUT | | | | | | | | | | | |
| | | | | Port C | Functon Reg | jister | | | | | | |
| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
| PCFC | bit Symbol | | | PC5F | | PC3F | PC2F | | PC0F | | | |
| (0027H) | Read/Write | | | W | | W | W | | W | | | |
| | After Reset | | | 0 | | 0 | 0 | | 0 | | | |
| | | | | 0: PORT | | 0: PORT | 0: PORT | | 0: PORT | | | |
| | Function | | | 1: SCLK1 | | 1: TXD1 | 1: SCLK0 | | 1: TXD0 | | | |
| | | | | Output | | | Out put | | | | | |
| , | | | | Port C | ODE Regis | ster | | | <u>-</u> | | | |
| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
| PCODE | bit Symbol | | | | | ODEPC3 | | | ODEPC0 | | | |
| (0028H) | Read/Write | | | | | W | | | W | | | |
| | After Reset | | | | | 0 | | | 0 | | | |
| | | | | | | TXD1 | | | TXD0 | | | |
| | Function | | | | | 0: CMOS | | | 0: CMOS | | | |
| | , dilotion | | | | | 1: Open | | | 1: Open | | | |
| | | | | | | Drain | | | Drain | | | |

Port C Register

(note 1): Read-Modify-Write is prohibited for the registers PCCR, PCFC and PCODE.

(note2): PC1/RXD0, PC4/RXD1 pins do not have a register changing PORT/FUNCTION. For example, when it is used as an input port, the input signal is inputted to SIO as the cereal receive data.

Figure 3.5.27 Register for Port C

3.5.11 Port D (PD0 to PD7)

Port D is an 8-bit output port. Resetting sets the output latch PD to "1", and PD0 to PD7 pin output "1".

In addition to functioning as output port, Port D also function as output pin for LCD controller (D1BSCP,D2BLP,D3BFR,DLEBCD and DOFFB), output pin for internal clock (SCOUT), output pin for RTC alarm (/ALARM) and output pin for melody/alarm generator (MLDALM,/MLDALM). Above setting is used the function register PDFC.

Only PD6 has two output functions which /ALARM and /MLDALM. This selection is used PD<PD6>. Resetting resets the function register PDFC to "0", and sets all ports to output ports.




Figure 0.28(1) Port D




Figure 0.28(2) Port D




Figure 0.28(3) Port D

Port D register 7 6 5 4 3 2 1 0 PD bit Symbol PD7 PD6 PD5 PD4 PD3 PD2 PD1 PD0 (0029H) Read/Write R/W After Reset 1 1 1 1 1 1 1 1 Port D function register 5 2 6 4 3 0 PDFC PD6F PD1F PD7F PD5F PD4F PD3F PD2F PD0F bit Symbol (002AH) Read/Write W After Reset 0: PORT 1: SCOUT 1: DOFFB 1: DLEBCD 1: D3BFR 1: D2BLP 1: D1BSCP 1: MLDALM 1:/ALARM **Function** @<PD6>=1 1: /MLDALM @<PD6>=0

(note): Read-Modify-Write is prohibited for the registers PDFC.

Figure 0.29 Register for Port D

3.6 Chip Select/Wait Controller

On the TM91C815, four user-specifiable address areas (CS0 to CS3) can be set. The data bus width and the number of waits can be set independently for each address area (CS0 to CS3 and others).

The pins /CS0 to /CS3 (which can also function as port pins P60 to P63) are the respective output pins for the areas CS0 to CS3. When the CPU specifies an address in one of these areas, the corresponding /CS0 to /CS3 pin outputs the Chip Select signal for the specified address area (in ROM or SRAM). However, in order for the Chip Select signal to be output, the Port 6 Function Register P6FC must be set.

/CS2A to /CS2G and /CSEXA (CS pin except /CS0 to /CS3) are made by MMU.

These pins is /CS pin that area and BANK value is fixed without concern in setting of CS/WAIT controller.

The areas CS0 to CS3 are defined by the values in the Memory Start Address Registers MSAR0 to MSAR3 and the Memory Address Mask Registers MAMR0 to MAMR3.

The Chip Select/Wait Control Registers B0CS to B3CS and BEXCS should be used to specify the Master Enable/Disable status the data bus width and the number of waits for each address area.

The input pin controlling these states is the bus wait request pin ($\overline{\text{WAIT}}$).

3.6.1 Specifying an Address Area

The CS0 to CS3 address areas are specified using the start address registers (MSAR0 to MSAR3) and memory address mask registers (MAMR0 to MAMR3).

At each bus cycle, a compare operation is performed to determine if the address on the specified a location in the CS0 to CS3 area. If the result of the comparison is a match, this indicates an access to the corresponding CS area. In this case, the /CS0 to /CS3 pin outputs the chip select signal and the bus cycle operates in accordance with the settings in chip select/wait control register B0CS to B3CS. (See 3.6.2, Chip Select/Wait Control Registers.)

TOSHIBA

(1) Memory Start Address Registers

Figure 3.6.1 shows the Memory Start Address Registers. The Memory Start Address Registers MSAR0 to MSAR3 set the start addresses for the CS0 to CS3 areas. Set the upper eight bits (A23 to A16) of the start address in <S23: S16>. The lower 16 bits of the start address (A15 to A0) are permanently set to 0. Accordingly, the start address can only be set in 64-Kbyte increments, starting from 000000H. Figure 3.6.2 shows the relationship between the start address and the start address register value.

| | | | Memory S | tart Address | Registers (fo | or areas CS0 | to CS3) | | | | | |
|------------------------------------|-------------|-----|-----------------------------------------|--------------|---------------|--------------|--------------|--------------|-------------|--|--|--|
| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
| MSAR0 / MSAR1 (00C8H) / (00CAH) | bit Symbol | S23 | S22 | S21 | S20 | S19 | S18 | S17 | S16 | | | |
| | Read/Write | R/W | | | | | | | | | | |
| MSAR2 /MSAR3 | After reset | 1 | 1 1 1 1 1 1 1 1 | | | | | | | | | |
| (00CCH)/ (00CEH) | Function | | Determines A23 to A16 of start address. | | | | | | | | | |
| | | | | | • | | | | | | | |
| | | | | | L | → Sets s | tart address | es for areas | CS0 to CS3. | | | |

Figure 3.6.1 Memory Start Address Register




Figure 3.6.2 Relationship between Start Address and Start Address Register value

(2) Memory Address Mask Registers

Figure 3.6.3 shows the Memory Address Mask Registers. Memory address mask registers MAMR0 to MAMR3 are used to set the size of the CS0 to CS3 areas by specifying a mask for each bit of the start address set in memory start address registers MAMR0 to MAMR3. The compare operation used to determine if an address is in the CS0 to CS3 areas is only performed for bus address bits corresponding to bits set to "0" in these registers. Also, the address bits that can be masked by MAMR0 to MAMR3 differ between CS0 to CS3 areas. Accordingly, the size that can be each area is different.

Memory address mask register (for CS0 area)

6 5 3 2 0 MAMR0 bit Symbol V20 V19 V18 V17 V16 V15 V14 to 9 V8 (00C9H) Read/Write R/W After Reset Sets size of CS0 area Function 0: used for address compare

Range of possible settings for CS0 area size: 256 bytes to 2 Mbytes

Memory address mask register (CS1)

3 2 0 6 5 4 1 MAMR1 V21 V20 V19 V18 V17 V16 V15 to 9 V8 bit Symbol (00CBH) Read/Write R/W After Reset Function Sets size of CS1 area 0: Used for address compare

Range of possible settings for CS1 area size: 256 bytes to 4M bytes.

Memory address mask register (CS2, CS3)

7 6 5 4 3 2 1 0 MAMR2 / MAMR3 V19 V17 V16 V15 V22 V21 V20 V18 bit Symbol (00CDH)/ (00CFH) Read/Write R/W After reset 1 1 Function Sets size of CS2 or CS3 area 0: used for address compare

Range of possible settings for CS2 and CS3 area sizes: 32 Kbytes to 8 Mbytes.

Figure 3.6.3 Memory Address mask Registers

(3) Setting Memory Start Addresses and Address Areas

Figure 3.6.4 show an example of specifying a 64K-byte address area starting from 010000H using the CS0 areas.

Set "01H" in memory start address register MSAR0<S23 to S16>(corresponding to the upper 8 bits of the start address). Next, calculate the difference between the start address and the anticipated end address (01FFFFH). Bits 20 to 8 of the result correspond to the mask value to be set for the CS0 area. Setting this value in memory address mask register MAMR0<V20 to V8>sets the area size This example sets "07H" in MAMR0 to specify a 64K-byte area.




Figure 3.6.4 Example showing how to set the CS0 area

After a reset, MSAR0 to MSAR3 and MAMR0 to MAMR3 are set to "FFH".B0CS<B0E>, B1CS<B1E> and B3CS<B3E> are reset to "0".this disabling the CS0, CS1 and CS3 areas. However, as B2CS<B2M> to "0" and B2CS<B2E> to "1", CS2 is enabled from 000FE0H-000FFFH to 003000H-FFFFFFH in TMP91C815. Also, the bus width and number of waits specified in BEXCS are used for accessing addresses outside the specified CS0 to CS3 area. (See 3.6.2, Chip Select/Wait Control Registers.)

(4) Address Area Size Specification

Table 3.6.1 shows the relationship between CS area and area size. Indicates areas that cannot be set by memory start address register and address mask register combinations. When setting an area size using a combination indicated by $\,$, set the start address mask register in the desired steps starting from 000000H.

If the CS2 area is set to 16M-bytes or if two or more areas overlap, the smaller CS area number has the higher priority.

Example: To set the area size for CS0 to 128 Kbytes:

Valid start addresses



② Invalid start addresses




Table 3.6.1 Valid area sizes for each CS area

| Size (bytes) CS area | 256 | 512 | 32 K | 64 K | 128 K | 256 K | 512 K | 1 M | 2 M | 4 M | 8 M |
|----------------------|-----|-----|------|------|-------|-------|-------|-----|-----|-----|-----|
| CS0 | | | | | | | | | | | |
| CS1 | | | | | | | | | | | |
| CS2 | | | | | | | | | | | |
| CS3 | | | | | | | | | | | |

(note): Indicates areas that cannot be set by memory start address register and address mask register combinations.

3.6.2 Chip Select/Wait Control Registers

Figure 3.6.5 lists the Chip Select/Wait Control Registers.

The Master Enable/Disable, Chip Select output waveform, data bus width and number of wait states for each address area (CS0 to CS3 and others) are set in their respective chip select/wait control registers, B0CS to B3CS and BEXCS.




Figure 3.6.5 Chip Select/Wait Control Registers

(1) Master Enable bits

Bit 7 (<B0E>, <B1E>, <B2E> or <B3E>) of a chip select/wait control register is the master bit which is used to enable or disable settings for the corresponding address area. Writing "1" to this bit enables the settings. Reset disables (sets to "0")<B0E>, <B1E> and <B3E>, and enabled (sets to "1") <B2E>. This enables area CS2 only.

(2) Data bus width selection

Bit 3 (<B0BUS>, <B1BUS>, <B2BUS>, <B3BUS> or <BEXBUS>) of a chip select/wait control register specifies the width of the data bus. This bit should be set to "0" when memory is to be accessed using a 16-bit data bus and to "1" when an 8-bit data bus is to be used.

This process of changing the data bus width according to the address being accessed is known as "dynamic bus sizing". For details of this bus operation see Table 3.6.2.

CPU Data Operand Data **Operand Start** Memory Data CPU Address Bus Width Address Bus Width D15 to D8 D7 to D0 8 bits 2n + 08 bits 2n + 0b7 ~ b0 xxxxx (Even number) 2n + 0b7 ~ b0 16 bits XXXXX 2n + 18 bits 2n + 1 $b7 \sim b0$ XXXXX (Odd number) 16 bits 2n + 1 $b7 \sim b0$ XXXXX 16 bits 2n + 08 bits 2n + 0 $b7 \sim b0$ XXXXX (Even number) 2n + 1b15 ~ b8 XXXXX b15 ~ b8 $b7 \sim b0$ 16 bits 2n + 02n + 18 bits b7 ~ b0 2n + 1xxxxx (Odd number) 2n + 2b15 ~ b8 16 bits 2n + 1 $b7 \sim b0$ XXXXX 2n + 2XXXXX $b15 \sim b8$ 32 bits 2n + 08 bits 2n + 0b7 ~ b0 XXXXX (Even number) 2n + 1b15 ~ b8 xxxxx 2n + 2b23 ~ b16 XXXXX 2n + 3b31 ~ b24 XXXXX 16 bits 2n + 0b15 ~ b8 b7 - b02n + 2b31 ~ b24 b23 - b162n + 18 bits $b7 \sim b0$ 2n + 1XXXXX (Odd number) 2n + 2b15 ~ b8 xxxxx b23 ~ b16 2n + 3xxxxx b31 ~ b24 2n + 4XXXXX 16 bits 2n + 1 $b7 \sim b0$ XXXXX b15 ~ b8 2n + 2 $b23 \sim b16$ b31 ~ b24 2n + 4xxxxx

Table 3.6.2 Dynamic bus sizing

(note): "xxxxx" indicates that the input data from these bits are ignored during a read. During a write, indicates that the bus for these bits goes too high-impedance; also, that the write strobe signal for the bus remains inactive.

(3) Wait control

Bits 0 to 2 (<B0W0 to B0W2>, <B1W0 to B1W2>, <B2W0 to B2W2>, <B3W0 to B3W2>, <BEXW0 to BEXW2>) of a chip select/wait control register specify the number of waits that are to be inserted when the corresponding memory area is accessed.

The following types of wait operation can be specified using these bits. Bit settings other than those listed in the table should not be made.

| <u> </u> | | |
|----------------------------|--------------|-------------------------------------------------------------------------------|
| <bxw2 bxw0="" ~=""></bxw2> | No. of Waits | Wait Operation |
| 000 | 2WAIT | Inserts a wait of 2 states, irrespective of the WAIT pin state. |
| 001 | 1WAIT | Inserts a wait of 1 state, irrespective of the WAIT pin state. |
| 010 | 1WAIT + N | Samples the state of the WAIT pin after inserting a wait of one state. If the |
| | | WAIT pin is Low, the waits continue and the bus cycle is extended until the |
| | | pin goes high. |
| 011 | 0WAIT | Ends the bus cycle without a wait, regardless of the WAIT pin state. |
| 100 | Reserved | Invalid setting |
| 101 | 3WAIT | Inserts a wait of 3 state, irrespective of the WAIT pin state. |
| 110 | 4WAIT | Inserts a wait of 4 state, irrespective of the WAIT pin state. |
| 111 | 8WAIT | Inserts a wait of 8 state, irrespective of the WAIT pin state. |

Table 3.6.3 Wait operation settings

A Reset sets these bits to "000" (2 waits).

(4) Bus width and wait control for an area other than CS0 to CS3

The chip select/wait control register BEXCS controls the bus width and number of waits when memory locations which are not in one of the four user-specified address areas (CS0 to CS3) are accessed. The BEXCS register settings are always enabled for areas other than CS0 to CS3.

(5) Selecting 16-Mbyte area/specified address area

Setting B2CS<B2M> (bit 6 of the chip select/wait control register for CS2) to "0" designates the 16-Mbyte area 000FE0H-000FFFH, 003000H-FFFFFFH as the CS2 area. Setting B2CS<B2M> to "1" designates the address area specified by the start address register MSAR2 and the address mask register MAMR2 as CS2 (i.e. if B2CS<B2M> = 1, CS2 is specified in the same manner as CS0, CS1 and CS3 are).

A Reset clears this bit to "0", specifying CS2 as a 16-M bytes address area.

(6) Procedure for setting chip select/wait control

When using the chip select/wait control function, set the registers in the following order:

- Set the Memory Start Address Registers MSAR0 to MSAR3.
 Set the start addresses for CS0 to CS3.
- ② Set the Memory Address Mask Registers MAMR0 to MAMR3. Set the sizes of CS0 to CS3.
- Set the chip select/wait control registers B0CS to B3CS.

Set the Chip Select output waveform, data bus width, number of waits and Master Enable/Disable status for /CS0 to /CS3.

The CS0 to S3 pins can also function as pins P60 to P63. To output a Chip Select signal using one of these pins, set the corresponding bit in the Port 6 Function Register P6FC to "1". If a CS0 "to S3 address is specified which is actually an internal I/O and RAM area address, the CPU accesses the internal address area and no Chip Select signal is output on any of the /CS0 to /CS3 pins.

Setting example:

In this example CS0 is set to be the 64-Kbyte area 010000H to 01FFFFH. The bus width is set to 16 bits and the number of waits is set to 0.

MSAR0 = 01H...... Start address: 010000H

MAMR0 = 07H..... Address area: 64 Kbytes

BOCS = 83H..... ROM/SRAM, 16-bit data bus, zero waits, CS0 area settings enabled

3.6.3 Connecting external memory

Figure 3.6.6 shows an example of how to connect external memory to the TMP91C815. In this example the ROM is connected using a 16-bit bus. The RAM and I/O are connected using an 8-bit bus.




Figure 3.6.6 Example of external memory connection (ROM uses 16-bit bus; RAM and I/O use 8-bit bus.)

A Reset clears all bits of the Port 6 Control Register P6CR and the Port 6 Function Register P6FC to "0" and disables output of the CS signal. To output the CS signal, the appropriate bit must be set to "1".

3.7 8-bit Timers (TMRA)

The TMP91C815 features 4 channel(TMRA0 to TMRA3) built-in 8-bit timers.

These timers are paired into 2 modules: TMRA01 and TMRA23. Each module consists of 2 channels and can operate in any of the following 4 operating modes.

- 8-Bit Interval Timer Mode
- 16-Bit Interval Timer Mode
- 8-Bit Programmable Square Wave Pulse Generation Output Mode (PPG: variable duty cycle with variable period)
- 8-Bit Pulse Width Modulation Output Mode (PWM variable duty cycle with constant period)

Figure 3.7.1 to Figure 3.7.2 Show block diagrams for TMRA01 and TMRA23.

Each channel consists of an 8-bit up-counter, an 8-bit comparator and an 8-bit timer register. In addition, a timer flip-flop and a prescaler are provided for each pair of channels.


The operation mode and timer flip-flops are controlled by 5bytes registers SFRs (special-function registers). Each of the two modules (TMRA01 and TMRA23) can be operated independently. All modules operate in the same manner; hence only the operation of TMRA01 is explained here.

The contents of this chapter are as follows.

- 3.7.1 Block diagrams
- 3.7.2 Operation of each circuit
- 3.7.3 SFRs
- 3.7.4 Operation in each mode
 - (1) 8-Bit Timer Mode
 - (2) 16-Bit Timer Mode
 - (3) 8-Bit PPG (programmable pulse generation) Output Mode
 - (4) 8-Bit PWM (pulse width modulation) Output Mode
 - (5) Mode settings

Table 3.7.1 Registers and pins for each module

| | Module | TMRA01 | TMRA23 |
|-----------|----------------------------------|----------------------------------|----------------------------------|
| External | Input pin for external clock | TA0IN (shared with PB0) | None |
| pin | Output pin for timer flip-flop | TA1OUT (shared with PB1) | TA3OUT (shared with PB2) |
| | Timer run register | TA01RUN (0100H) | TA23RUN (0108H) |
| SFR | Timer register | TA0REG (0102H) TA1REG (0103H) | TA2REG (010AH) TA3REG (010BH) |
| (address) | Timer mode register | TA01MOD (0104H) | TA23MOD (010CH) |
| | Timer flip-flop control register | TA1FFCR (0105H) | TA3FFCR (010DH) |






Figure 3.7.2 TMRA23 block diagram

3.7.2 Operation of each circuit

(1) Prescalers

A 9-bit prescaler generates the input clock to TMRA01.

The "PHI_TO" as the input clock to prescaler is a clock divided by 4 which selected using the Prescaler Clock Selection Register SYSCR0<PRCK1,PRCK0>.

The prescaler's operation can be controlled using TA01RUN<TA0PRUN> in the timer control register. Setting <TA0PRUN> to "1" starts the count; setting <TA0PRUN> to "0" clears the prescaler to zero and stops operation. Table 3.7 (2) shows the various prescaler output clock resolutions.

Table 3.7.2 Prescaler output clock resolution

@fc = 16 MHz, fs = 32.768 kHz

| System Clock | Prescaler Clock | Gear Value | Prescaler Output Clock Resolution | | | | | | |
|---------------------------|---------------------------------------|-----------------------------|-----------------------------------|----------------------------|-----------------------------|------------------------------|--|--|--|
| Selection <sysck></sysck> | Selection <prck1,prck0></prck1,prck0> | <gear2~gear0></gear2~gear0> | фТ1 | фТ4 | фТ16 | фТ256 | | | |
| 1 (fs) | | XXX | fs/2 ³ (244 μs) | fs/2 ⁵ (977 μs) | fs/2 ⁷ (3.9 μs) | fs/2 ¹¹ (62.5 μs) | | | |
| | | 000 (fc) | $fc/2^3 (0.5 \mu s)$ | fc/2 ⁵ (2.0 μs) | $fc/2^7 (8.0 \mu s)$ | fc/2 ¹¹ (128 μs) | | | |
| | 00 | 001 (fc/2) | fc/2 ⁴ (1.0 μs) | $fc/2^6$ (4.0 µs) | fc/2 ⁸ (16 μs) | fc/2 ¹² (256 µs) | | | |
| | (f _{FPH}) | 010 (fc/4) | fc/2 ⁵ (2.0 μs) | $fc/2^7 (8.0 \mu s)$ | fc/2 ⁹ (32 μs) | fc/2 ¹³ (512 μs) | | | |
| 0 (fc) | | 011 (fc/8) | fc/2 ⁶ (4.0 μs) | fc/2 ⁸ (16 μs) | fc/2 ¹⁰ (64 μs) | fc/2 ¹⁴ (1024 μs) | | | |
| | | 100 (fc/16) | fc/2 ⁷ (8.0 μs) | fc/2 ⁹ (32 μs) | fc/2 ¹¹ (128 µs) | fc/2 ¹⁵ (2048 μs) | | | |
| | 10 (fc/16 CLOCK) | XXX | fc/2 ⁷ (8.0 μs) | fc/2 ⁹ (32 μs) | fc/2 ¹¹ (128 μs) | fc/2 ¹⁵ (2048 µs) | | | |

xxx: Don't care

(2) Up-counters (UC0 and UC1)

These are 8-bit binary counters which count up the input clock pulses for the clock specified by TA01MOD.

The input clock for UC0 is selectable and can be either the external clock input via the TA0IN pin or one of the three internal clocks PHI_T1, PHI_T4 or PHI_T16. The clock setting is specified by the value set in TA01MOD<TA01CLK1,TA01CLK0>.

The input clock for UC1 depends on the operation mode. In 16-Bit Timer Mode, the overflow output from UC0 is used as the input clock. In any mode other than 16-Bit Timer Mode, the input clock is selectable and can either be one of the internal clocks PHI_T1, PHI_T16 or PHI_T256, or the comparator output (the match detection signal) from TMRA0.

For each interval timer the timer operation control register bits TA01RUN<TA0RUN> and TA01RUN<TA1RUN> can be used to stop and clear the up-counters and to control their count. A Reset clears both up-counters, stopping the timers.

(3) Timer registers (TA0REG and TA1REG)

These are 8-bit registers which can be used to set a time interval. When the value set in the timer register TA0REG or TA1REG matches the value in the corresponding up-counter, the Comparator Match Detect signal goes Active. If the value set in the timer register is 00H, the signal goes Active when the up-counter overflows.

The TAOREG are double buffer structure, each of which makes a pair with register buffer.

The setting of the bit TA01RUN<TA0RDE> determines whether TA0REG's double buffer structure is enabled or disabled. It is disabled if <TA0RDE> = "0" and enabled if <TA0RDE> = "1". When the double buffer is enabled, data is transferred from the register buffer to the timer register when a 2^n - 1 overflow occurs in PWM Mode, or at the start of the PPG cycle in PPG Mode. Hence the double buffer cannot be used in Timer Mode.

A Reset initializes <TA0RDE> to "0", disabling the double buffer. To use the double buffer, write data to the timer register, set <TA0RDE> to "1", and write the following data to the register buffer. Figure 3.7.3 show the configuration of TA0REG.




Figure 3.7.3 Configuration of TA0REG

(note): The same memory address is allocated to the timer register and the register buffer. When <TA0RDE> = 0, the same value is written to the register buffer and the timer register; when <TA0RDE> = 1, only the register buffer is written to.

The address of each timer register is as follows.

TA0REG: 000102H TA1REG: 000103H TA2REG: 00010AH TA3REG: 00010BH

All these registers are write-only and cannot be read.

(4) Comparator (CP0)

The comparator compares the value in an up counter with the value set in a timer register. If they match, the up counter is cleared to zero and an interrupt signal (INTTA0 or INTTA1) is generated. If timer flip-flop inversion is enabled, the timer flip-flop is inverted at the same time.

(5) Timer flip-flop (TA1FF)

The timer flip-flop (TA1FF) is a flip-flop inverted by the match detects signal (8-bit comparator output) of each interval timer.

Whether inversion is enabled or disabled is determined by the setting of the bit TA1FFCR<TAFF1IE> in the Timer Flip-Flop Control Register.


A Reset clears the value of TA1FF1 to "0".

Writing "01" or "10" to TA1FFCR<TAFF1C[1:0]> sets TA1FF to 0 or 1. Writing "00" to these bits inverts the value of TA1FF (this is known as software inversion).

The TA1FF signal is output via the TA1OUT pin (concurrent with PB1). When this pin is used as the timer output, the timer flip-flop should be set beforehand using the Port B Function Register PBCR,PBFC.

3.7.3 SFRs

TMRA01 Run Register



I2TA01 : Operation in IDLE2 Mode

TA01PRUN : Run prescaler TA1RUN : Run Timer 1 TA0RUN : Run Timer 0

(note): The values of bits 4,5,6 of TA01RUN are undefined when read.

TMRA23 Run Register

| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|---------|-------------|------------|----------------|--------|---|------------|-----------------|--------------|----------------|--|
| TA23RUN | Bit symbol | TA2RDE | | | | I2TA23 | TA23PRUN | TA3RUN | TA2RUN | |
| (0108H) | Read/Write | R/W | | | | | R/ | W | | |
| | After Reset | 0 | | | | 0 | 0 | 0 | 0 | |
| | | Double | | | | IDLE2 | Timer Run/S | Stop control | | |
| | Function | buffer | | | | 0: Stop | 0: Stop & Clear | | | |
| | Function | 0: Disable | | | | 1: Operate | 1: Run (cou | nt up) | | |
| | | 1: Enable | | | | | | | | |
| | | TA2REG dou | uble buffer co | ontrol | | | | → Timer Ru | n/Stop control | |
| | | 0 Disa | ble | | | | | 0 5 | Stop & Clear | |
| | | 1 Enal | ole | | | | | 1 F | Run (count up) | |

I2TA23 : Operation in IDLE2 Mode

TA23PRUN : Run prescaler TA3RUN : Run Timer 3 TA2RUN : Run Timer 2

(note): The values of bits 4,5,6 of TA23RUN are undefined when read.

Figure 3.7.4 TMRA Registers




Figure 3.7.5 TMRA registers




Figure 3.7.6 TMRA registers




Figure 3.7.7 TMRA registers




Figure 3.7.8 TMRA registers

3.7.4 Operation in each mode

(1) 8-Bit Timer Mode

Both TMRA0 and TMRA1 can be used independently as 8-bit interval timers. Setting its function or counter data for TMRA0 and TMRA1 after stop these registers.

① Generating interrupts at a fixed interval (using TMRA1)

To generate interrupts at constant intervals using TMRA1 (INTTA1), first stop TMRA1 then set the operation mode, input clock and a cycle to TA01MOD and TA1REG register, respectively. Then, enable the interrupt INTTA1 and start TMRA1 counting.

Example: To generate an INTTA1 interrupt every 20 μ seconds at fc = 16 MHz, set each register as follows:

* Clock state

System clock: High frequency (fc)

Prescaler clock: f_{FPH}

| | MS | В | | | | | | I | LSB | |
|----------|--------------|---|---|---|---|---|---|---|-----|-------------------------------------------------------------------------|
| _ | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| TA01RUN | \leftarrow | _ | - | X | X | _ | - | 0 | - | Stop TMRA1 and clear it to 0. |
| TA01MOD | \leftarrow | 0 | 0 | X | X | 1 | 0 | X | X | Select 8-Bit Timer Mode and select $\phi T1~(0.5~\mu s$ at fc = 16 MHz) |
| | | | | | | | | | | as the input clock. |
| TAIREG | \leftarrow | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | Set TA1REG to 20 μ s ÷ ϕ T1 = 40 = 28H |
| INTETA01 | \leftarrow | X | 1 | 0 | 1 | - | - | - | - | Enable INTTA1 and set it to Level 5. |
| LTA01RUN | \leftarrow | _ | X | X | X | _ | 1 | 1 | - | Start TMRA1 counting. |

(note): X = Don't care; "-" = No change

Select the input clock using Table 3.7 2.

(note): The input clocks for TMRA0 and TMRA1 are different from as follows.

TMRA0: TA0IN input, ϕ T1, ϕ T4 or ϕ T16

TMRA1: Match output of TMRA0, \$\phi T1\$, \$\phi T16\$, \$\phi T256\$

② Generating a 50% duty ratio square wave pulse

The state of the timer flip-flop (TA1FF) is inverted at constant intervals and its status output via the timer output pin (TA1OUT).

Example: To output a 3.0- μ s square wave pulse from the TA1OUT pin at fc = 16 MHz, use the following procedure to make the appropriate register settings. This example uses TMRA1; however, either TMRA0 or TMRA1 may be used.

```
* Clock state
                  System clock: High frequency (fc)
                  Clock gear: 1 (fc)
                  Prescaler clock: fFPH
                           5
 TA01RUN
                       X
                          X
                               X
                                                           Stop TMRA1 and clear it to 0.
 TA01MOD
                           X
                                                           Select 8-Bit Timer Mode and select PHI_T1 (0.5 \mu s at fc = 16
                                                           MHz) as the input clock.
 TA1REG
                       0
                           0
                               0
                                                           Set the timer register to 3.0 \mus ÷ \phiT1 ÷ 2 = 3
                                                           Clear TA1FF to "0" and set it to invert on the match detects
 TA1FFCR
                       X
                           X
                                                           signal from TMRA1.
 P7CR
                                                           Set PB1 to function as the TA1OUT pin.
 P7FC
_TA01RUN
                       X
                          X
                               X
                                                           Start TMRA1 counting.
```

(note): X = Don't care; "-" = No change




Figure 3.7.9 Square wave output timing chart (50% Duty)

TOSHIBA

3 Making TMRA1 count up on the match signal from the TMRA0 comparator

Select 8-Bit Timer Mode and set the comparator output from TMRA0 to be the input clock to TMRA1.




Figure 3.7.10 TMRA1 count up on signal from TMRA0

(2) 16-Bit Timer Mode

A 16-bit interval timer is configured by pairing the two 8-bit timers TMRA0 and TMRA1.

To make a 16-bit interval timer in which TMRA0 and TMRA1 are cascaded together, set TA01MOD <TA01M1,TA01M0> to 01.

In 16-Bit Timer Mode, the overflow output from TMRA0 is used as the input clock for TMRA1, regardless of the value set in TA01MOD<TA01CLK1,TA01CLK0>. Table 3.7.2 shows the relationship between the timer (interrupt) cycle and the input clock selection.

LSB 8-bit set to TA0REG and MSB 8-bit is for TA1REG. Please keep setting TA0REG first because setting data for TA0REG inhibit its compare function and setting data for TA1REG permit it.

Setting example: To generate an INTTA1 interrupt every 0.5 seconds at fc = 16 MHz, set the timer registers TA0REG and TA1REG as follows:

* Clock state

System clock: High frequency (fc)

Clock gear: 1 (fc)

Prescaler clock: f_{FPH}

If ϕ T16 (8.0 μ s at 16 MHz) is used as the input clock for counting, set the following value in the registers: 0.5 sec / 8.0 μ sec = 62500 = F424H; i.e. set TA1REG to F4H and TA0REG to 24H.

The comparator match signal is output from TMRA0 each time the up-counter UC0 matches TA0REG, though the up-counter UC0 is not be cleared and also INTTA0 is not generated.

In the case of the TMRA1 comparator, the match detect signal is output on each comparator pulse on which the values in the up-counter UC1 and TA1REG match. When the match detect signal is output simultaneously from both the comparators TMRA0 and TMRA1, the up-counters UC0 and UC1 are cleared to 0 and the interrupt INTTA1 is generated. Also, if inversion is enabled, the value of the timer flip-flop TA1FF is inverted.

Example: When TA1REG = 04H and TA0REG = 80H




Figure 3.7.11 Timer output by 16-Bit Timer Mode

(3) 8-Bit PPG (Programmable Pulse Generation) Output Mode

Square wave pulses can be generated at any frequency and duty ratio by TMRA0. The output pulses may be active-Low or active-High. In this mode TMRA1 cannot be used. TMRA0 outputs pulses on the TA1OUT pin (concurrent with P71).




Figure 3.7.12 8 bit PPG output waveforms

In this mode, a programmable square wave is generated by inverting the timer output each time the 8-bit up-counter (UC0) matches the value in one of the timer registers TA0REG or TA1REG.

The value set in TA0REG must be smaller than the value set in TA1REG.

Although the up-counter for TMRA1 (UC1) is not used in this mode, TA01RUN<TA1RUN> should be set to "1", so that UC1 is set for counting.

Figure 3.7.13 shows a block diagram representing this mode.




Figure 3.7.13 Block diagram of 8-Bit PPG Output Mode

If the TA0REG double buffer is enabled in this mode, the value of the register buffer will be shifted into TA0REG each time TA1REG matches UC0.

Use of the double buffer facilitates the handling of low-duty waves (when duty is varied).





Figure 3.7.14 Operation of register buffer

Example: To generate 1/4-duty 50-kHz pulses (at fc = 16 MHz):

Prescaler clock: fFPH



Calculate the value which should be set in the timer register.

To obtain a frequency of 50 kHz, the pulse cycle t should be: $t = 1/50 \text{ kHz} = 20 \text{ } \mu \text{ sec}$

 $\phi T1 = 0.5 \, \mu sec (at 16 \, MHz);$


 $20 \mu sec / 0.5 \mu sec = 40$

Therefore set TA1REG to 40 (28H)

The duty is to be set to 1/4: $t \times 1/4 = 20 \mu sec \times 1/4 = 5 \mu sec$

 $5 \mu sec / 0.5 \mu sec = 10$

Therefore, set TA0REG = 10 = 0AH.



(note): X = Don't care; "-" = No change

(4) 8-Bit PWM Output Mode

This mode is only valid for TMRA0. In this mode, a PWM pulse with the maximum resolution of 8 bits can be output.

When TMRA0 is used the PWM pulse is output on the TA1OUT pin (which is also used as P71). TMRA1 can also be used as an 8-bit timer.

The timer output is inverted when the up-counter (UC0) matches the value set in the timer register TA0REG or when 2^n - 1 counter overflow occurs (n = 6, 7 or 8 as specified by TA01MOD<PWM01 to PWM00>). The up-counter UC0 is cleared when 2^n - 1 counter overflow occurs.

The following conditions must be satisfied before this PWM mode can be used.

Value set in TA0REG < value set for 2^n - 1 counter overflow Value set in TA0REG 0




Figure 3.7.15 8-bit PWM waveforms

Figure 3.7.14 shows a block diagram representing this mode.




Figure 3.7.14 Block diagram of 8-Bit PWM Mode

In this mode, the value of the register buffer will be shifted into TA0REG if $2^n - 1$ overflow is detected when the TA0REG double buffer is enabled.

Use of the double buffer facilitates the handling of low duty ratio waves.





Figure 3.7.5 Register buffer operation

Example: To output the following PWM waves on the TA1OUT pin at fc = 16 MHz:



To achieve a 63.5- μ s PWM cycle by setting ϕ T1 to 0.5 μ sec (at fc = 16 MHz):

63.5
$$\mu$$
sec / 0.5 μ sec = 127=2ⁿ – 1

Therefore n should be set to 7.

Since the low-level period is 36.0 μ sec when $\phi T1 = 0.5 \mu$ sec,

set the following value for TA0REG:

$$36.0 \, \mu sec / 0.5 \, \mu sec = 72 = 48H$$

| | MS | В | | | | | |] | LSB | |
|-----------------|--------------|---|---|---|---|---|---|---|-----|-----------------------------------------------------------------------|
| _ | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| TA01RUN | \leftarrow | _ | X | X | X | _ | _ | _ | 0 | Stop TMRA0 and clear it to 0. |
| TA01MOD | \leftarrow | 1 | 1 | 1 | 0 | _ | _ | 0 | 1 | Select 8-Bit PWM Mode (cycle: 2 ⁷ - 1) and select PHI_T1 a |
| | | | | | | | | | | the input clock. |
| TA0REG | \leftarrow | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | Write 48H. |
| TA1FFCR | \leftarrow | X | X | X | X | 1 | 0 | 1 | X | Clear TA1FF to 0, enable the inversion and double buffer. |
| | | | | | | | | | | |
| P7CR | \leftarrow | X | - | - | - | _ | _ | 1 | _ | Cat DD1 and the TA1OUT min |
| P7FC | \leftarrow | X | - | - | - | _ | _ | 1 | X | Set PB1 and the TA1OUT pin. |
| P7FC TA01RUN | \leftarrow | 1 | X | X | X | - | 1 | - | 1 | Start TMRA0 counting. |
| | | | | | | | | | | |

(note): X = Don't care; "-" = No change

Table 3.7.3 PWM cycle

@fc = 16 MHz, fs = 32.768 kHz

| Select System | Select Prescaler | C V-1 | PWM cycle | | | | | | | | | |
|-----------------|-----------------------------|-------------------------------------------|-----------|-----------|---------|-----------|---------|-----------|-----------|---------|----------|--|
| Clock | Clock | Gear Value <gear2~gear0></gear2~gear0> | | $2^6 - 1$ | | $2^{7}-1$ | | | $2^8 - 1$ | | | |
| <sysck></sysck> | <prck1~prck0></prck1~prck0> | <gear2~gear0></gear2~gear0> | φT1 | фТ4 | φT16 | фТ1 | фТ4 | φT16 | фТ1 | фТ4 | φT16 | |
| 1 (fs) | | XXX | 15.4 ms | 61.5 ms | 246 ms | 31.0 ms | 124 ms | 496 ms | 62.3 ms | 249 ms | 996 ms | |
| | | 000 (fc) | 31.5 µs | 126 µs | 504 μs | 63.5 μs | 254 μs | 1016 μs | 127.5 μs | 510 μs | 2040 μs | |
| | 00 | 001 (^{fc} /2) | 63.0 µs | 252 μs | 1008 μs | 127 μs | 508 μs | 2032 μs | 255 μs | 1020 μs | 4080 μs | |
| | (f _{FPH}) | 010 (^{fc} /4) | 126 µs | 504 μs | 2016 μs | 254 μs | 1016 μs | 4064 μs | 510 μs | 2040 μs | 8160 μs | |
| 0 (fc) | | 011 (^{fc} /8) | 252 μs | 1008 μs | 4032 μs | 508 μs | 2032 μs | 8128 µs | 1020 μs | 4080 μs | 16.32 ms | |
| | | 100 (^{fc} /16) | 504 μs | 2016 μs | 8064 μs | 1016 μs | 4064 μs | 16.256 ms | 2040 μs | 8160 μs | 32.64 ms | |
| | 10 (fc/16 clock) | XXX | 504 μs | 2016 μs | 8064 μs | 1016 μs | 4064 μs | 16.256 ms | 2040 μs | 8160 µs | 32.64 ms | |

XXX: Don't care

(5) Settings for each mode

Table 3.7.4 shows he SFR settings for each mode.

Table 3.7.4 Timer mode setting registers

| Register name | | TA011 | MOD | | TA1FFCR | |
|--------------------------|------------------------------------|------------------------------------------|---------------------------------------------------------------------------|----------------------------------------------------------------------|---------------------------------------------|--|
| <bit symbol=""></bit> | <ta01m1:ta01m 0=""></ta01m1:ta01m> | <pwm01:00></pwm01:00> | <ta1clk1:0></ta1clk1:0> | <ta0clk1:0></ta0clk1:0> | TAFF1IS | |
| Function | Timer mode | PWM cycle | Upper timer input clock | Lower timer input clock | Timer F/F invert signal select | |
| 8-bit timer × 2 channels | 00 | - | Lower timer match \$\phi T1, \phi T16, \phi T256\$ (00, 01, 10, 11) | External clock \$\phi T1, \phi T4, \phi T16\$ (00, 01, 10, 11) | 0: Lower timer output 1: Upper timer output | |
| 16-bit timer mode | 01 | - | - | External clock \$\phi T1, \phi T4, \phi T16\$ (00, 01, 10, 11) | - | |
| 8-bit PPG × 1 channel | 10 | - | - | External clock \$\phi T1, \phi T4, \phi T16\$ (00, 01, 10, 11) | - | |
| 8-bit PWM × 1 channel | 11 | $2^6 - 1, 2^7 - 1, 2^8 - 1$ (01, 10, 11) | - | External clock \$\phi T1, \phi T4, \phi T16\$ (00, 01, 10, 11) | - | |
| 8-bit timer × 1 channel | 11 | _ | φΤ1, φΤ16, φΤ256 (01, 10, 11) | - | Output disabled | |

(note): "-" = Don't care

3.8 External memory extension function (MMU)

This is MMU function which can expand program / data area to 136M byte by having 4 local area.

Address pins to external memory are 2 extended address bus pins (EA24,EA25) and 8 extended chip select pins (/CS2A to /CS2G and /CSEXA) in addition to 24 address bus pins (A0 \sim A23) which are common specification of TLCS-900 and 4 chip select pins (/CS0 \sim /CS3) output from CS/WAIT controller.

The feature and the recommendation setting method of two types are shown below. In addition, AH in the table is the value which number address 23-16 displayed as hex .

| Purpose | Item | (A): For standard extended memory | (B): For many kinds class extended memory |
|----------------------------------------------------|------------------------------|-----------------------------------|-------------------------------------------|
| | Maximum memory size | COMMON2 2MB+1 | 4MB (16MB x 1ncs) |
| Program-ROM | Used local area BANK number | LOCAL2(AH=C0-D | DF: 2MB × 7BANK) |
| i iogram-kowi | Setting CS/WAIT | Set up AH=C0-FF to CS2 | Set up AH=80-FF to CS2 |
| | Used /CS nin | /C.S2. | /CS2A |
| | Maximum memory size | 64MR(64MR x 1ncs) | 96MR(16MR x 6ncs) |
| D. DOM | Used local area, BANK number | LOCAL3(AH=80-BF: 4MB × 16BANK) | LOCAL3(AH=80-BF:4MB × 24BANK) |
| Data-ROM | Setting CS/WAIT | Set up AH=80-BF to CS3 | Set up AH=80-FF to CS2 |
| | Used /CS pins | /CS3,EA24,EA25 | /CS2B,/CS2C,/CS2D, /CS2E,/CS2F,/CS2G |
| | Maximum memory size | COMMON1 2MB+1 | 14MB(16MB x 1ncs) |
| Option Program-ROM | Used local area, BANK number | LOCAL1(AH=40-5) | F: 2MB × 7BANK)) |
| Option Program ROM | Setting CS/WAIT | Set up AH=4 | 40-7F to CS1 |
| | Used /CS pin | /C | S1 |
| | Maximum memory size | COMMON0 1MB+ | -7MB(8MB x 1ncs) |
| Data-RAM | Used local area, BANK number | LOCAL0(AH=10-11 | F: 1MB × 7BANK)) |
| Duta IVIIVI | Setting CS/WAIT | Set up AH=00-1F to CS0 | Set up AH=00-1F to CS3 |
| | Used /CS pin | /CS0 | /CS3 |
| | Maximum memory size | | 1MB(1MB × 1ncs) |
| Extended memory -1 | Used local area, BANK number | | None |
| Extended memory | Setting CS/WAIT | | Set up AH=20-2F to CS0 |
| | Used /CS pin | | /CS0 |
| | Maximum memory size | 256KB(256 | SKR x 1ncs) |
| Extended memory-2 | Used local area, BANK number | No | one |
| Extended memory 2 | Setting CS/WAIT | Set up AH=30 | 0-3F to CSEX |
| | Used /CS pin | /CSI | EXA |
| Extended memory-3 | Maximum memory size | 256KB(64 | KB × 4ncs) |
| • | Used local area, BANK number | No | one |
| (Direct address assigned built-in type LCD driver) | Setting CS/WAIT | Set up AH=30 | 0-3F to CSEX |
| type LCD anver) | Used /CS pin | D1BSCP,D2BLP, | D3BFR,DLEBCD |
| | Maximum memory size | 512 | KR |
| Extended memory-4 | Used local area, BANK number | No | |
| Extended intinory-4 | Setting CS/WAIT | Set up AH=30 | 0-3F to CSEX |
| | Used /CS pin | No | one |

3.8.1 Recommendable memory map

The recommendation logic address memory map at the time of varieties extension memory correspondence is shown in Figure 3.8.1.1. And, a physical-address map is shown in Figure 3.8.1.2.

However, when memory area is less than 16M bytes and is not expanded, please refer to section of CS/WAIT controller. Setting of register in MMU is not necessary.

Since it is being fixed, the address of a local-area cannot be changed.




Figure 3.8.1.1 Logical address map





Figure 3.8.1.2 Physical address map

3.8.2 Block diagram






Figure 3.8.2.1 Block diagram of MMU

3.8.3 Control registers

LOCAL0 register

LOCAL0 (0350H)

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------|---------------------------------------------------|---|---|---|---|------------|-------------|-----------|
| bit Symbol | L0E | | | | | L0EA22 | L0EA21 | L0EA20 |
| Read/Write | R/W | | | | | | R/W | |
| After reset | 0 | | | | | 0 | 0 | 0 |
| Function | Use BANK for LOCAL0 0: not use 1: use | | | | | Setting BA | NK number f | or LOCAL0 |

LOCAL1 register

LOCAL1 (0351H)

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------|---------------------------------------------------|---|---|---|---|------------|-------------|-----------|
| bit Symbol | L1E | | | | | L1EA23 | L1EA22 | L1EA21 |
| Read/Write | R/W | | | | | | R/W | |
| After reset | 0 | | | | | 0 | 0 | 0 |
| Function | Use BANK for LOCAL1 0: not use 1: use | | | | | Setting BA | NK number f | or LOCAL1 |

LOCAL2 register

LOCAL2 (0352H)

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------|------------------------------------------------------|---|---|---|---|-------------|--------------|-----------|
| bit Symbol | L2E | | | | | L2EA23 | L2EA22 | L2EA21 |
| Read/Write | R/W | | | | | | R/W | |
| After reset | 0 | | | | | 0 | 0 | 0 |
| Function | Use BANK for LOCAL2 0: disable 1: enable | | | | | Setting BAI | NK number fo | or LOCAL2 |

LOCAL3 register

LOCAL3 (0353H)

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------|------------|---|---|-------------|-----------|-------------|---------------|----------|
| bit Symbol | L3E | | | L3EA26 | L3EA25 | L3EA24 | L3EA23 | L3EA22 |
| Read/Write | R/W | | | R/W | R/W | R/W | R/W | R/W |
| After reset | 0 | | | 0 | 0 | 0 | 0 | 0 |
| | Use BANK | | | 01000 to 01 | 011 /CS2D | 01100 to 01 | 111 : /CS2E | |
| | for | | | 00000 to 00 | 011 /CS2B | 10000 to 10 | 011:/CS2F | |
| Function | LOCAL3 | | | 00100 to 00 | 111 /CS2C | 10100 to 10 | 111 : /CS2G | |
| | 0: disable | | | | | 11000 to 11 | 111 : Set pro | hibition |
| | 1: enable | | | | | | | |

3.8.4 Operational description

Set up bank value and bank use in bank setting-register of each local area of LOCAL register in common area. Moreover, in that case, a combination pin is set up and mapping is simultaneously set up by the CS/WAIT controller. When CPU outputs logical address of the local area, MMU outputs physical address to the outside address bus pin according to value of bank setting-register. Access of external memory becomes possible therefore.

Please do not use as bank that overlaps with another bank since this common area overlaps with either of eight banks of local area on the physical map.

Example program is as next page follows




Figure 3.8.4.1 H/W Setting Example

At Figure 3.8.4.1, it shows example of connection TMP91C815 and some memories: Program ROM:MROM,16Mbyte, Data ROM:MROM,64Mbyte, Data RAM:SRAM,8Mbyte, 8bit bus, Option ROM:Flash,16Mbyte.

In case of 16bit bus memory connection, it need to shift 1bit address bus from TMP91C815 and 8bit bus case, direct connection address bus from TMP91C815.

In that figure, Logical address and physical address are shown. And each memory allot each chip select signal, RAM:/CS0, FLASH_ROM:/CS1, Program MROM:/CS2, Data MROM:/CS3. In case of this example, as Data MROM is 64Mbyte, this MROM connect to EA24 and EA25.

Initial condition after reset, because TMP91C815 access from CS2 area, CS2 area allot to Program ROM. It can set free setting except Program ROM.

| ;Initia | l Setting | ;Initial Setting | | | | | | | | | |
|---------|-----------|------------------|-----------------------------------------------|--|--|--|--|--|--|--|--|
| ;CS0 | | | | | | | | | | | |
| | LD | (MSAR0),00H | ; Logical address area: 000000H ~ 1FFFFFH | | | | | | | | |
| | LD | (MAMR0),FFH | ; Logical address size: 2Mbyte | | | | | | | | |
| | LD | (B0CS),89H | ; Condition: 8bit,1wait (8MB, SRAM) | | | | | | | | |
| ;CS1 | | | | | | | | | | | |
| | LD | (MSAR1),40H | ; Logical address area: 400000H ~ 7FFFFFH | | | | | | | | |
| | LD | (MAMR1),7FH | ; Logical address size: 4Mbyte | | | | | | | | |
| | LD | (B1CS),80H | ; Condition: 16bit,2wait (16Mbyte, Flash ROM) | | | | | | | | |
| ;CS2 | | | | | | | | | | | |
| | LD | (MSAR2),C0H | ; Logical address area: C00000H ~ FFFFFFH | | | | | | | | |
| | LD | (MAMR2),7FH | ; Logical address size: 4Mbyte | | | | | | | | |
| | LD | (B2CS),C3H | ; Condition: 16bit,0wait (16Mbyte, MROM) | | | | | | | | |
| ;CS3 | | | | | | | | | | | |
| | LD | (MSAR3),80H | ; Logical address area: 800000H ~ BFFFFFH | | | | | | | | |
| | LD | (MAMR3),FFH | ; Logical address size: 4Mbyte | | | | | | | | |
| | LD | (B3CS),85H | ; Condition: 16bit,3wait (64Mbyte, MROM) | | | | | | | | |
| ;CSX | | | | | | | | | | | |
| | LD | (BEXCS),00H | ; Other: 16bit,2wait (don't care) | | | | | | | | |
| ;Port | | | | | | | | | | | |
| | LD | (P6FC),3FH | ; /CS0 ~ /CS3,EA24,EA25 :port6 setting | | | | | | | | |
| ~ | | • | . 0 | | | | | | | | |

Figure 3.8.4.2 Bank Operation S/W Example1

Secondly, it shows example of initial setting at Figure 3.8.4.2.

Because /CS0 connect to RAM: 8bit bus, 8Mbyte, it need to set 8bit bus. At this example, it set 1-wait setting. In the same way /CS1 set to 16bit bus and 2-wait, /CS2 set 16bit bus and 0-wait, /CS3 set 16bit bus and 3-wait.

By CS/WAIT controller, each chip selection signal's memory size, don't set actual connect memory size, need to set that logical address size: fitting to each local area. Actual physical address is set by each area's BANK register setting.

CSEX setting of CS/WAIT controller is except above CS0 ~ CS3's setting. This program example isn't used CSEX setting.

Finally pin condition is set. PORT60 ~ 65 set to /CS0,1,2,3,EA24,EA25.




Figure 3.8.4.3 Bank Operation S/W Example2

Here shows example of data access between one BANK and other BANK. Figure 3.8.4.3 is one software example. A dot line square area shows one memory and each dot line square shows /CS2's Program ROM and /CS3's Data ROM. Program start from E00000H address, firstly, write to BANK register of LOCAL3 area upper 5-bit address of access point.

In case of this example, because most upper address bit of physical address is EA25, most upper address bit of BANK register is meaningless. 4-bits of upper 5-bits address means 16-BANKs. After setting BANK5, accessing $800000 \sim BFFFFFH$ address: logical local3 address, actually access to physical $1400000 \sim 1700000H$ address.




Figure 3.8.4.4 Bank Operation S/W Exapmle3

At Figure 3.8.4.4, it shows example of program jump.

In the same way with before example, two dot line squares show each /CS2's program ROM and /CS1's option ROM. Program start from E00000H common address, firstly, write to BANK register of LOCAL2 area upper 3-bit address of jumping point.

After setting BANK1, jumping C00000 ~ DFFFFFH address: logical local2 address, actually jump to physical 2000000 ~ 3FFFFFH address. When return to common area, it can only jump to E00000 ~ FFFFFFH without writing to BANK register of LOCAL2 area.

By a way of setting of BANK register, the setting that BANK address and common address conflict with is possible. When two kinds or more logical addresses to show common area exist, management of BANK is confused. We recommends not to use The BANK setting, BANK address and common address conflict with

When it jump to one memory from other different memory, it can set same as the last time setting. It needs to write to BANK register of LOCAL1 area upper 3-bit address of jumping point. After setting BANK4, jumping 400000 ~ 5FFFFFH address: logical local1 address, actually jump to physical 8000000 ~ 9FFFFFH address.

It is a mark paid attention to here, it needs to go by way of common area by all means when moves from a bank to a bank. In other words, it must write to BANK register only in common area and It is prohibit to write the BANK register in BANK area. If it modify the BANK register's data in BANK area, program run-away.

3.9 Serial Channels

TMP91C815 includes 2 serial I/O channels. For both channels either UART Mode (asynchronous transmission) or I/O Interface Mode (synchronous transmission) can be selected.

• I/O Interface Mode — Mode 0: For transmitting and receiving I/O data using the synchronizing signal SCLK for extending I/O.

Mode 1: 7-bit data

UART Mode
 Mode 2: 8-bit data
 Mode 3: 9-bit data

In Mode 1 and Mode 2 a parity bit can be added. Mode 3 has a wake-up function for making the master controller start slave controllers via a serial link (a multi-controller system).

Figure 3.9 2, 3 are block diagrams for each channel.

Serial Channels 0 and 1 can be used independently.

Both channels operate in the same fashion except for the following points; hence only the operation of Channel 0 is explained below.

Table 3.9.1 Differences between Channels 0 to 1

| | Channel 0 | Channel 1 |
|-----------|-----------------------------------------------|----------------------------------------------|
| Pin Name | TXD0 (PC0) RXD0 (PC1) CTS0 /SCLK0 (PC2) | TXD1 (PC3) RXD1 (PC4) CTS1/SCLK1 (PC5) |
| IrDA Mode | Yes | No |

This chapter contains the following sections:

3.9.1 Block diagram

3.9.2 Operation of each circuit

3.9.3 SFRs

3.9.4 Operation in each mode

3.9.5 Support for IrDA Mode




Figure 3.9.1 Data formats

TOSHIBA

3.9.1 Block diagrams

Figure 3.9.2 is a block diagram representing Serial Channel 0.




Figure 3.9.2 Block diagram of the Serial Channel 0 (SIO0)




Figure 3.9.3 Block diagram of the Serial Channel 1(SIO1)

3.9.2 Operation of each circuit

(1) Prescaler

There is a 6-bit prescaler for generating a clock to SIO0. The clock selected using SYSCR<PRCK1:PRCK0> is divided by 4 and input to the prescaler as PHI_T0. The prescaler can be run by selecting the baud rate generator as the serial transfer clock.

Table 3.9.2 shows prescaler clock resolution into the baud rate generator.

Table 3.9.2 Prescaler Clock Resolution to Baud Rate Generator

| Select System | Select Prescaler | Gear Value | Prescaler Output Clock Resolution | | | | |
|--------------------------|----------------------------------------------|---------------------------------------|-----------------------------------|------------------------|--------------------|----------------------------|--|
| Clock <sysck></sysck> | Clock <prck1 to<br="">PRCK0></prck1> | <gear2 to<br="">GEAR0></gear2> | фТ0 | фТ2 | фТ8 | фТ32 | |
| 1 (fs) | | XXX | $^{\mathrm{fs}}/_{2^2}$ | $fs_{/24}$ | fs _{/26} | $^{\mathrm{fs}}_{/28}$ | |
| | | 000 (fc) | $\frac{\text{fc}}{2^2}$ | fc _{/24} | fc _{/26} | $\frac{\text{fc}}{28}$ | |
| | 00 | 001 (^{fc} / ₂) | $fc_{/23}$ | $\frac{\text{fc}}{25}$ | fc _{/27} | $\frac{\text{fc}}{29}$ | |
| | (f _{FPH}) | 010 (^{fc} / ₄) | fc _{/24} | fc /26 | fc _{/28} | $\frac{\text{fc}}{2^{10}}$ | |
| 0 (fc) | | 011 (^{fc} / ₈) | fc _{/25} | $\frac{\text{fc}}{27}$ | fc _{/29} | $\frac{\text{fc}}{2^{11}}$ | |
| | | 100 (^{fc} / ₁₆) | fc _{/26} | $\frac{\text{fc}}{28}$ | fc/210 | $\frac{\text{fc}}{2^{12}}$ | |
| | 10 (^{fc} / ₁₆ clock) | XXX | | fc _{/28} | fc _{/210} | fc/212 | |

(note): X = Don't care; "-" = Cannot be used

The Baud Rate Generator selects between 4 clock inputs : ϕ T0, ϕ T2, ϕ T8, and ϕ T32 among the prescaler outputs.

(2) Baud rate generator

The baud rate generator is a circuit which generates transmission and receiving clocks which determine the transfer rate of the serial channels.

The input clock to the baud rate generator, ϕ T0, ϕ T2, ϕ T8 or ϕ T32, is generated by the 6-bit prescaler which is shared by the timers. One of these input clocks is selected using the BR0CK
8BR0CK1 to BR0CK0> field in the Baud Rate Generator Control Register.

The baud rate generator includes a frequency divider, which divides the frequency by 1 or N+(16-k)/16 to 16 values, determining the transfer rate.

The transfer rate is determined by the settings of BR0CR<BR0ADDE, BR0S3 to BR0S0> and BR0ADD<BR0K3 to BR0K0>.

• In UART Mode

(1) When BR0CR < BR0ADDE > = 0

The settings BR0ADD<BR0K3 to BR0K0> are ignored. The baud rate generator divides the selected prescaler clock by N, which is set in BR0CK<BR0S3 to BR0S0>. (N = 1, 2, 3 = 16)

(2) When BR0CR < BR0ADDE > = 1

The N + (16 - K) / 16 division function is enabled. The baud rate generator divides the selected prescaler clock by N + (16 - K) / 16 using the value of N set in BR0CR<BR0S3 to BR0S0> (N = 2, 3 ··· 15) and the value of K set in BR0ADD<BR0K3 to R0K0> (K = 1, 2, 3 ··· 15)

Note: If N = 1 or N = 16, the N + (16 - K) / 16 division function is disabled. Set BR0CR<BR0ADDE> to 0.

• In I/O Interface Mode

The N + (16 - K) / 16 division function is not available in I/O Interface Mode. Set BR0CR<BR0ADDE> to 0 before dividing by N.

The method for calculating the transfer rate when the baud rate generator is used is explained below.

• Integer divider (N divider)

For example, when the source clock frequency (fc) = 12.288 MHz, the input clock frequency = PHI_T2 (fc/16), the frequency divider N (BR0CR<BR0S3 to BR0S0>) = 5, and BR0CR<BR0ADDE> = 0, the baud rate in UART Mode is as follows:

* Clock state

System clock: High frequency (fc)

Clock gear: 1 (fc)

Prescaler clock: System clock

Baud Rate =
$$\frac{\text{fc/16}}{5} \div 16$$

= $12.288 \times 10^6 \div 16 \div 5 \div 16 = 9600 \text{ (bps)}$

Note: The N + (16 - K) / 16 division function is disabled and setting BR0ADD<BR0K3 to BR0K0> is invalid.

• N+(16-K)/16 divider (UART Mode only)

Accordingly, when the source clock frequency (fc) = 4.8 MHz, the input clock frequency = PHI_T0 , the frequency divider N (BR0CR<BR0S3 to BR0S0>) = 7, K (BR0ADD<BR0K3 to BR0K0>) = 3, and BR0CR <BR0ADDE> = 1, the baud rate in UART Mode is as follows:

* Clock state

System clock: High frequency (fc)

Clock gear: 1 (fc)

Prescaler clock: System clock

Baud Rate =
$$\frac{fc/4}{7 + (16 - 3)/16} \div 16$$

= $4.8 \times 10^6 \div 4 \div (7 + 13/16) \div 16 = 9600 \text{ (bps)}$

Table 3.9.3, Table 3.9.4 show examples of UART Mode transfer rates.

Additionally, the external clock input is available in the serial clock. (Serial Channels 0, 1). The method for calculating the baud rate is explained below:

• In UART Mode

Baud rate = external clock input frequency ÷ 16

It is necessary to satisfy (external clock input cycle)> = fc / 4

• In I/O Interface Mode

Baud rate = external clock input frequency

It is necessary to satisfy (external clock input cycle) >=16 / fc

| | | | | | Unit (Kbps) |
|------------|----------------------------------|---------|--------|-------|-------------|
| fc [MHz] | Input Clock Frequency Divider | фТ0 | фТ2 | фТ8 | фТ32 |
| | 2 | 76.800 | 19.200 | 4.800 | 1.200 |
| 0.820400 | 4 | 38.400 | 9.600 | 2.400 | 0.600 |
| 9.830400 | 8 | 19.200 | 4.800 | 1.200 | 0.300 |
| | 0 | 9.600 | 2.400 | 0.600 | 0.150 |
| 12 200,000 | 5 | 38.400 | 9.600 | 2.400 | 0.600 |
| 12.288000 | A | 19.200 | 4.800 | 1.200 | 0.300 |
| | 2 | 115.200 | | | |
| 14.745.000 | 3 | 76.800 | 19.200 | 4.800 | 1200 |
| 14.745600 | 6 | 38.400 | 9.600 | 2.400 | 0.600 |
| | С | 19.200 | 4.800 | 1.200 | 0.300 |

Table 3.9.3 Transfer rate selection

(when baud rate generator Is used and BR0CR <BR0ADDE> = 0)

(note1): Transfer rates in I/O Interface Mode are eight times faster than the values given above.

(note2): The values in this table are calculated for when fc is selected as the system clock, the clock gear is set for fc/1 and the system clock is the prescaler clock input f_{FPH} .

Table 3.9.4 UART baud rate selection (When TMRA0 with input Clock φT1 is used)

Unit (kbps)

| | | | | | Offit (RDP3) |
|---------|--------|-------|--------|-------|--------------|
| fc | 12.288 | 12 | 9.8304 | 8 | 6.144 |
| TA0REG0 | MHz | MHz | MHz | MHz | MHz |
| 1H | 96 | | 76.8 | 62.5 | 48 |
| 2H | 48 | | 38.4 | 31.25 | 24 |
| 3Н | 32 | 31.25 | | | 16 |
| 4H | 24 | | 19.2 | | 12 |
| 5H | 19.2 | | | | 9.6 |
| 8H | 12 | | 9.6 | | 6 |
| AH | 9.6 | | | | 4.8 |
| 10H | 6 | | 4.8 | | 3 |
| 14H | 4.8 | | | | 2.4 |

Method for calculating the transfer rate (when TMRA0 is used):

 $Transfer\ rate = \frac{Clock\ frequency\ determined\ by\ SYSCR0<PRCK1,\ PRCK0>}{TA0REG \times \underbrace{8}_{\times} \times 16}$ (when TMRA0 (input clock PHI_T1) is used)

(note1): The TMRA0 match detect signal cannot be used as the transfer clock in I/O Interface Mode.

(note2): The values in this table are calculated for when fc is selected as the system clock, the clock gear is set for fc/1 and the system clock is the prescaler clock input f_{FPH} .

(3) Serial clock generation circuit

This circuit generates the basic clock for transmitting and receiving data.

• In I/O Interface Mode

In SCLK Output Mode with the setting SCOCR < IOC > = 0, the basic clock is generated by dividing the output of the baud rate generator by 2, as described previously.

In SCLK Input Mode with the setting SC0CR<IOC> = 1, the rising edge or falling edge will be detected according to the setting of the SC0CR<SCLKS> register to generate the basic clock.

• In UART Mode

The SC0MOD0 <SC1, SC0> setting determines whether the baud rate generator clock, the internal system clock f_{SYS} , the match detect signal from timer TMRA0 or the external clock (SCLK0) is used to generate the basic clock SIOCLK.

(4) Receiving counter

The receiving counter is a 4-bit binary counter used in UART Mode which counts up the pulses of the SIOCLK clock. It takes 16 SIOCLK pulses to receive 1 bit of data; each data bit is sampled three times – on the 7th, 8th and 9th clock cycles.

The value of the data bit is determined from these three samples using the majority rule.

For example, if the data bit is sampled respectively as 1, 0 and 1 on 7th, 8th and 9th clock cycles, the received data bit is taken to be 1. A data bit sampled as 0, 0 and 1 is taken to be 0.

(5) Receiving control

• In I/O Interface Mode

In SCLK Output Mode with the setting SC0CR<IOC> = 0, the RXD0 signal is sampled on the rising edge of the shift clock which is output on the SCLK0 pin.

In SCLK Input Mode with the setting SC0CR<IOC> = 1, the RXD0 signal is sampled on the rising or falling edge of the SCLK0 input, according to the SC0CR<SCLKS> setting.

• In UART Mode

The receiving control block has a circuit which detects a start bit using the majority rule. Received bits are sampled three times; when two or more out of three samples are 0, the bit is recognized as the start bit and the receiving operation commences.

The values of the data bits that are received are also determined using the majority rule.

(6) The Receiving Buffers

To prevent Overrun errors, the Receiving Buffers are arranged in a double-buffer structure.

Received data is stored one bit at a time in Receiving Buffer 1 (which is a shift register). When 7 or 8 bits of data have been stored in Receiving Buffer 1, the stored data is transferred to Receiving Buffer 2 (SC0BUF); this causes an INTRX0 interrupt to be generated. The CPU only reads Receiving Buffer 2 (SC0BUF). Even before the CPU reads receiving Buffer 2 (SC0BUF), the received data can be stored in Receiving Buffer 1. However, unless Receiving Buffer 2 (SC0BUF) is read before all bits of the next data are received by Receiving Buffer 1, an overrun error occurs. If an Overrun error occurs, the contents of Receiving Buffer 1 will be lost, although the contents of Receiving Buffer 2 and SC0CR<RB8> will be preserved.

SC0CR<RB8> is used to store either the parity bit – added in 8-Bit UART Mode – or the most significant bit (MSB) – in 9-Bit UART Mode.

In 9-Bit UART Mode the wake-up function for the slave controller is enabled by setting SC0MOD0<WU> to 1; in this mode INTRX0 interrupts occur only when the value of SC0CR<RB8> is 1.

(7) Transmission counter

The transmission counter is a 4-bit binary counter which is used in UART Mode and which, like the receiving counter, counts the SIOCLK clock pulses; a TXDCLK pulse is generated every 16 SIOCLK clock pulses.




Figure 3.9.4 Generation of the transmission clock

(8) Transmission controller

• In I/O Interface Mode

In SCLK Output Mode with the setting SC0CR<IOC> = 0, the data in the Transmission Buffer is output one bit at a time to the TXD0 pin on the rising edge of the shift clock which is output on the SCLK0 pin.

In SCLK Input Mode with the setting SC0CR<IOC> = 1, the data in the Transmission Buffer is output one bit at a time on the TXD0 pin on the rising or falling edge of the SCLK0 input, according to the SC0CR<SCLKS> setting.

• In UART Mode

When transmission data sent from the CPU is written to the Transmission Buffer, transmission starts on the rising edge of the next TXDCLK, generating a transmission shift clock TXDSFT.

Handshake function

Serial Channels 0, 1 each has a $\overline{\text{CTS pin}}$. Use of this pin allows data can be sent in units of one frame; thus, Overrun errors can be avoided. The handshake functions is enabled or disabled by the SC0MOD <CTSE> setting.

When the CTS0 pin foes High on completion of the current data send, data transmission is halted until the CTS0 pin foes Low again. However, the INTTX0 Interrupt is generated, it requests the next data send to the CPU. The next data is written in the Transmission Buffer and data sending is halted. Though there is no RTS pin, a handshake function can be easily configured by setting any port assigned to be the RTS function. The RTS should be output "High" to request send data halt after data receive is completed by software in the RXD interrupt routine.





Figure 3.9.5 Handshake function



(note1): If the $\overline{\text{CTS}}$ signal goes High during transmission, no more data will be sent after completion of the current transmission.

(note2): Transmission starts on the first falling edge of the TXDCLK clock after the CTS signal has fallen.

Figure 3.9.6 CTS (Clear to send) Timing

(9) Transmission Buffer

The Transmission Buffer (SC0BUF) shifts out and sends the transmission data written from the CPU form the least significant bit (LSB) in order. When all the bits are shifted out, the Transmission Buffer becomes empty and generates an INTTX0 interrupt.

(10) Parity control circuit

When SCOCR<PE> in the Serial Channel Control Register is set to 1, it is possible to transmit and receive data with parity. However, parity can be added only in 7-Bit UART Mode or 8-Bit UART Mode. The SCOCR<EVEN> field in the Serial Channel Control Register allows either even or odd parity to be selected.

In the case of transmission, parity is automatically generated when data is written to the Transmission Buffer SC0BUF. The data is transmitted after the parity bit has been stored in SC0BUF<TB7> in 7-Bit UART Mode or in SC0MOD0<TB8> in 8-Bit UART Mode. SC0CR<PE> and SC0CR<EVEN> must be set before the transmission data is written to the Transmission Buffer. In the case of receiving, data is shifted into Receiving Buffer 1, and the parity is added after the data has been transferred to Receiving Buffer 2 (SC0BUF), and then compared with SC0BUF<RB7> in 7-Bit UART Mode or with SC0CR<RB8> in 8-Bit UART Mode. If they are not equal, a Parity error is generated and the SC0CR<PERR> flag is set.

(11) Error flags

Three error flags are provided to increase the reliability of data reception.

1. Overrun error <OERR>

If all the bits of the next data item have been received in Receiving Buffer 1 while valid data still remains stored in Receiving Buffer 2 (SC0BUF), an Overrun error is generated.

The below is a recommended flow when the overrun-error is generated.

(INTRX interrupt routine)

- 1) Read receiving buffer
- 2) Read error flag
- 3) If <OERR>=1

then

- 4) Set to disable receiving (write '0' to SC0MOD0<RXE>)
- 5) Wait to terminate current frame
- 6) Read receiving buffer
- 7) Read error flag
- 8) Set to enable receiving (write '1' to SC0MOD0<RXE>)
- 9) Request to transmit again

10) Other

2. Parity error <PERR>

The parity generated for the data shifted into Receiving Buffer 2 (SC0BUF) is compared with the parity bit received via the RXD pin. If they are not equal, a Parity error is generated.

3. Framing error <FERR>

The stop bit for the received data is sampled three times around the center. If the majority of the samples are 0, a Framing error is generated.

(12) Timing generation

① In UART Mode

Receiving

| Mode | 9-Bit (Note) | 8-Bit + Parity (Note) | 8-Bit, 7-Bit + Parity, 7-Bit |
|----------------------|----------------------------|---------------------------------|---------------------------------|
| Interrupt timing | Center of last bit (bit 8) | Center of last bit (parity bit) | Center of stop bit |
| Framing error timing | Center of stop bit | Center of stop bit | Center of stop bit |
| Parity error timing | | Center of last bit (parity bit) | Center of last bit (parity bit) |
| Overrun error timing | Center of last bit (bit 8) | Center of last bit (parity bit) | Center of stop bit |

Transmitting

| Mode | 9-Bit | 8-Bit + Parity | 8-Bit, 7-Bit + Parity, 7-Bit | |
|------------------|-------------------------------------|----------------|-------------------------------------|--|
| Interrupt timing | rupt timing Just before stop bit is | | Just before stop bit is transmitted | |
| | transmitted | transmitted | | |

② I/O interface

| Transmission Interrupt | SCLK Output Mode | Immediately after rise of last SCLK signal. (See figure 3.9 19.) |
|---------------------------|------------------|-----------------------------------------------------------------------------------------------------------------------------|
| timing | SCLK Input Mode | Immediately after rise of last SCLK signal Rising Mode, or immediately after fall in Falling Mode. (See figure 3.9 20.) |
| Receiving Interrupt | SCLK Output Mode | Timing used to transfer received to data Receive Buffer 2 (SC0BUF) (i.e. immediately after last SCLK). (See figure 3.9 21.) |
| timing | SCLK Input Mode | Timing used to transfer received data to Receive Buffer 2 (SC0BUF) (i.e. immediately after last SCLK). (See figure 3.9 22.) |

TOSHIBA

3.9.3 SFR




Figure 3.9.7 Serial Mode Control Register (SIO0, SC0MOD0)






Figure 3.9.8 Serial Mode Control Register (SIO1, SC1MOD0)




(note): As all error flags are cleared after reading do not test only a single bit with a bit-testing instruction.

Figure 3.9.9 Serial Control Register (SIO0, SC0CR)



 $(note): As \ all \ error \ flags \ are \ cleared \ after \ reading \ do \ not \ test \ only \ a \ single \ bit \ with \ a \ bit-testing \ instruction.$

Figure 3.9.10 Serial Control Register (SIO1, SC1CR)




(note1): The baud rate generator can be set "1" when UART mode and disable + (16 - K)/16 division function. Don't use in I/O interface mode.

(note2): Set BR0CR <BR0ADDE> to "1" after setting K (K=1 to 15) to BR0ADD<BR0K3 to 0> when + (16 - K)/16 division function is used. However, don't use + (16 - K)/16 division function when BR0CR<BR0S3 to 0>="0000" or "0001" (N=16 or 1).

(note3): +(16-K)/16 division function is possible to use in only UART mode. Set BR0CR <BR0ADDE> to "0" and disable +(16-K)/16 division function in I/O interface mode.


Figure 3.9.11 Baud rate generator control (SIO0, BR0CR, BR0ADD)



(note1): The baud rate generator can be set "1" when UART mode and disable + (16 - K)/16 division function. Don't use in I/O interface mode.

(note2): Set BR1CR <BR1ADDE> to "1" after setting K (K=1 to 15) to BR1ADD<BR1K3 to 0> when + (16 - K)/16 division function is used. However, don't use + (16 - K)/16 division function when BR1CR<BR1S3 to 0>="0000" or "0001"(N=16 or 1).

(note3): +(16-K)/16 division function is possible to use in only UART mode. Set BR1CR <BR1ADDE> to "0" and disable +(16-K)/16 division function in I/O interface mode.




(note): Prohibit read modify write for SC0BUF.

Figure 3.9.13 Serial Transmission/Receiving Buffer Registers (SIO0, SC0BUF)

SC0MOD1 (0205H)

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------|---------|---------|---|---|---|---|---|---|
| Bit symbol | I2S0 | FDPX0 | | | | | | |
| Read/Write | R/W | R/W | | | | | | |
| After Reset | 0 | 0 | | | | | | |
| | IDLE2 | duplex | | | | | | |
| Function | 0: Stop | 0: half | | | | | | |
| | 1: Run | 1: full | | | | | | |

Figure 3.9.14 Serial Mode Control Register 1 (SIO0, SC0MOD1)



(note): Prohibit read modify write for SC1BUF.

Figure 3.9.15 Serial Transmission/Receiving Buffer Registers (SIO1, SC1BUF)

| SC1MOD1 |
|---------|
| (020DH) |
| |

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------|----------------------------|------------------------------|---|---|---|---|---|---|
| bit Symbol | I2S0 | FDPX0 | | | | | | |
| Read/Write | R/W | R/W | | | | | | |
| After Reset | 0 | 0 | | | | | | |
| Function | IDLE2 0: Stop 1: Run | duplex 0: half 1: full | | | | | | |

Figure 3.9.16 Serial Mode Control Register 1 (SIO1, SC1MOD1)

3.9.4 Operation in each mode

(1) Mode 0 (I/O Interface Mode)

This mode allows an increase in the number of I/O pins available for transmitting data to or receiving data from an external shift register.

This mode includes the SCLK output mode to output synchronous clock SCLK and SCLK input mode to input external synchronous clock SCLK.




Figure 3.9.17 SCLK Output Mode connection example




Figure 3.9.18 SCLK Input Mode Connection example

① Transmission

In SCLK output mode 8-bit data and a synchronous clock are output on the TXD0 and SCLK0 pins respectively each time the CPU writes the data to the Transmission Buffer. When all data is output, INTES0 <ITX0C> will be set to generate the INTTX0 interrupt.




Figure 3.9.19 Transmitting Operation in I/O Interface Mode (SCLK0 Output Mode)

In SCLK Input Mode, 8-bit data is output on the TXD0 pin when the SCLK0 input becomes active after the data has been written to the Transmission Buffer by the CPU.

When all data is output, INTES0 <ITX0C> will be set to generate INTTX0 interrupt.




Figure 3.9.20 Transmitting Operation in I/O Interface Mode (SCLK0 Input Mode)

② Receiving

In SCLK output mode, the synchronous clock is outputted from SCLK0 pin and the data is shifted to Receiving Buffer 1. This starts when the Receive Interrupt flag INTES0<IRX0C> is cleared by reading the received data. When 8-bit data are received, the data will be transferred to Receiving Buffer 2 (SC0BUF according to the timing shown below) and INTES0<IRX0C> will be set to generate INTRX0 interrupt.

The outputting for the first SCLK0 starts by setting SC0MOD0<RXE>to 1.




Figure 3.9.21 Receiving operation in I/O Interface Mode (SCLK0 Output Mode)

In SCLK input mode, the data is shifted to Receiving Buffer 1 when the SCLK input becomes active after the receive Interrupt flag INTESO <IRX0C> is cleared by reading the received data. When 8-bit data is received, the data will be shifted to Receiving Buffer 2 (SC0BUF according to the timing shown below) and INTESO <IRXOC> will be set again to be generate INTRX0 interrupt.




Figure 3.9.22 Receiving Operation in I/O interface Mode (SCLK0 Input Mode)

(note): The system must be put in the Receive Enable state (SCMOD0<RXE> = 1) before data can be received.

Transmission and Receiving (Full Duplex Mode)

When the full duplex mode is used, set the level of Receive Interrupt to "0" and set enable the interrupt level(1 to 6) to the transfer interrupt. In the transfer interrupt program, The receiving operation should be done like the above example before setting the next transfer data.

```
Example: Channel 0, SCLK output
             Baud rate = 9600 \text{ bps}
             fc = 14.7456 \text{ MHz}
```

System clock : High frequency (fc)

Clock gear : 1 (fc) Prescaler clock: f_{FPH}

Main routine

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Set the INTTX0 level to 1. |
|----------|-----|------|------|------|---|---|---|---|----------------------------------------------------------|
| INTES0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | Set the INTRX0 level to 0. |
| PCCR | _ | - | - | - | - | 1 | 0 | 1 | Set PC0, PC1 and PC2 to function as the TXD0, RXD0 and |
| | | | | | | | | | SCLK0 pins respectively. |
| PCFC | _ | _ | _ | _ | _ | 1 | _ | 1 | |
| SC0MOD | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Select I/O Interface Mode. |
| 0 | | | | | | | | | |
| SC0MOD | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | Select Full Duplex Mode. |
| 1 | | | | | | | | | |
| SC0CR | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | SCLK out, transmit on negative edge, receive on positive |
| | | | | | | | | | edge |
| BR0CR | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | Baud rate = 9600 bps |
| SC0MOD | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | Enable receiving |
| 0 | | | | | | | | | |
| SC0BUF | * | * | * | * | * | * | * | * | Set the transmit data and start. |
| INTTX0 i | nte | rrun | t ro | utin | e | | | | |
| | | | | | | | | | |

INTTX0 interrupt routine

Acc SC0BUF Read the receiving buffer. Set the next transmit data.

(note): X = Don't care; "-" = No change


TOSHIBA

(2) Mode 1 (7-bit UART Mode)

7-Bit UART Mode is selected by setting Serial Channel Mode Register SC0MOD0<SM1, SM0> to 01.

In this mode, a parity bit can be added. Use of a parity bit is enabled or disabled by the setting of the Serial Channel Control Register SC0CR<PE> bit; whether even parity or odd parity will be used is determined by the SC0CR<EVEN> setting when SC0CR<PE> is set to 1 (enabled).


Setting example: When transmitting data of the following format, the control registers should be set as described below. This explanation applies to Channel 0.



(3) Mode 2 (8-Bit UART Mode)

8-Bit UART Mode is selected by setting SC0MOD0<SM1, SM0> to 10. In this mode, a parity bit can be added (use of a parity bit is enabled or disabled by the setting of SC0CR<PE>); whether even parity or odd parity will be used is determined by the SC0CR<EVEN> setting when SC0CR<PE> is set to 1 (enabled).

Setting example: When receiving data of the following format, the control registers should be set as described below.



```
* Clock state
System clock: High frequency (fc)
Clock gear: 1 (fc)
Prescaler clock: System clock
```

Main settings

```
7 \ \ 6 \ \ 5 \ \ 4 \ \ 3 \ \ 2 \ \ 1 \ \ 0
PCCR
                     - - - - 0 -
                                                         Set PC1 to function as the RXD0 pin.
                  - 0 1 X 1 0 0 1
                                                         Enable receiving in 8-Bit UART Mode.
SC0CR
              \leftarrow \ X \ 0 \ 1 \ X \ X \ X \ 0 \ 0
                                                         Add even parity.
BR0CR
              \leftarrow \ 0 \ \ 0 \ \ 0 \ \ 1 \ \ 0 \ \ 1 \ \ 0 \ \ 1
                                                         Set the transfer rate to 9600 bps.
INTES0
              \leftarrow -\ -\ -\ -\ 1\ 1\ 0\ 0
                                                         Enable the INTTX0 interrupt and set it to Interrupt Level 4.
Interrupt processing
              \leftarrow \mathsf{SC}\mathsf{0CR}\,\mathsf{AND}\,\mathsf{00011100}
Acc
                                                         Check for errors.
if Acc
              ≠ 0 then ERROR
              \leftarrow SC0BUF
                                                         Read the received data.
Acc
```

(note): X = Don't care; "-" = No change


(4) Mode 3 (9-Bit UART Mode)

9-Bit UART Mode is selected by setting SC0MOD0<SM1, SM0> to 11. In this mode parity bit cannot be added.

In the case of transmission the MSB (9th bit) is written to SC0MOD0<TB8>. In the case of receiving it is stored in SC0CR<RB8>. When the buffer is written and read, the MSB is read or written first, before the rest of the SC0BUF data.

Wake-up function

In 9-Bit UART Mode, the wake-up function for slave controllers is enabled by setting SC0MOD0<WU> to 1. The interrupt INTRX0 occurs only when<RB8> = 1.




(note): The TXD pin of each slave controller must be in Open-Drain Output Mode.


Figure 3.9.23 Serial Link using Wake-up function

Protocol

- ① Select 9-Bit UART Mode on the master and slave controllers.
- ② Set the SC0MOD0<WU> bit on each slave controller to 1 to enable data receiving.
- ③ The master controller transmits one-frame data including the 8-bit select code for the slave controllers. The MSB (bit 8)<TB8> is set to 1.




- Each slave controller receives the above frame. Each controller checks the above select code against
 its own select code. The controller whose code matches clears its WU bit to 0.
- ⑤ The master controller transmits data to the specified slave controller whose SC0MOD<WU> bit is cleared to 0. The MSB (bit 8) <TB8> is cleared to 0.



- © The other slave controllers (whose <WU> bits remain at 1) ignore the received data because their MSB (bit 8 or <RB8>) are set to 0, disabling INTRX0 interrupts.
 - The slave controller (WU bit = 0) can transmit data to the master controller, and it is possible to indicate the end of data receiving to the master controller by this transmission.

Setting example: To link two slave controllers serially with the master controller using the internal clock f_{SYS} as the transfer clock.



Since Serial Channels 0 and 1 operate in exactly the same way, Channel 0 only is used for the purposes of this explanation.

· Setting the master controller

```
Main
                                              Set PC0 and PC1 to function as the TXD0 and RXD0 pins
P9CR
                                                   respectively.
P9FC
               \leftarrow 1 1 0 0 1 1 0 1
INTES0
                                                   Enable the INTTX0 interrupt and set it to Interrupt Level 4.
                                                   Enable the INTRX0 interrupt and set it to Interrupt Level 5.
SC0MOD0
               \leftarrow \ 1 \ \ 0 \ \ 1 \ \ 0 \ \ 1 \ \ 1 \ \ 1 \ \ 0
                                                   Set f<sub>SYS</sub> as the transmission clock for 9-Bit UART Mode.
SC0BUF
               \leftarrow \ 0 \ \ 0 \ \ 0 \ \ 0 \ \ 0 \ \ 0 \ \ 1
                                                   Set the select code for slave controller 1.
INTTX0 interrupt
SC0MOD0
                                                   Set TB8 to 0.
SC0BUF
                                                   Set data for transmission.
```

• Setting the slave controller

```
Main
P9CR
                                              Set PC1 to RXD and PC0 to TXD0(open-drain output).
P9FC
PCODE
                 X X X X - X X 1
INTES0
                1 1 0 1 1 1 1 0
                                              Enable INTRX0 and INTTX0.
SC0MOD0 \leftarrow 0 \ 0 \ 1 \ 1 \ 1 \ 1 \ 0
                                              Set <WU> to 1 in 9-Bit UART Transmission Mode using f<sub>SYS</sub> as the
                                              transfer clock.
INTRX0 interrupt
Acc \leftarrow SC0BUF
if Acc = select code
Then SC0MOD0 \leftarrow - - - 0 - - - - Clear <WU> to 0.
```

TOSHIBA

3.9.5 Support for IrDA

SIO0 includes support for the IrDA 1.0 infrared data communication specification. Figure 3.9.24 shows the block diagram.




Figure 3.9.24 IrDA block diagram

(1) Modulation of the transmission data

When the transfer data is 0, the modem outputs 1 to TXD0 pin with either 3/16 or 1/16 times for width of baud-rate. The pulse width is selected by the SIRCR<PLSEL>. When the transfer data is 1, the modem outputs 0.




Figure 3.9.25 Modulation example of transfer data

(2) Modulation of the receive data

When the receive data has the effective high level pulse width(software selectable), the modem outputs "0" to SIO0. Otherwise the modem outputs "1" to SIO0. The receive pulse logic is also selectable by SIRCR<RXSEL>.




Figure 3.9.26 Demodulation example of receive data

(3) Data format

The data format is fixed as follows:

Data length: 8-bitParity bits: noneStop bits: 1

Any other setting don't guarantee the normal operation.

(4) SFR

Figure 3.9.27 shows the control register SIRCR. Set the data SIRCR during SIO0 is inhibited (Both TXEN and RXEN of this register should be set to 0).

Any changing for this register during transmission or receiving operation don't guarantee the normal operation.

The following example describes how to set this register:

1) SIO setting ; Set the SIO to UART Mode.

2) LD (SIRCR), 07H ; Set the receive data pulse width to 16×.

3) LD (SIRCR), 37H ; TXEN, RXEN Enable the Transmission and receiving of SIO.

4) Start transmission ; The modem operates as follows:
• SIO0 starts transmitting.
• IR receiver starts receiving.

(5) Notes

1) Baud rate generator for IrDA

To generate baud-rate for IrDA, use baud-rate generator in SIO0 by setting "01" to SC0MOD0<SC1:0>. To use another source (TA0TRG,fsys and SCLK0-input) are not allowed.

2) As the IrDA 1.0 physical layer specification, the data transfer speed and infra-red pulse width is specified.

| Baud Rate | Modulation | Rate Tolerance (% of rate) | Pulse Width (minimum) | Pulse Width (typical) | Pulse width (maximum) |
|-------------|------------|-------------------------------|-----------------------|-----------------------|-----------------------|
| 2.4 kbps | RZI | ±0.87 | 1.41 µs | 78.13 μs | 88.55 μs |
| 9.6 kbps | RZI | ±0.87 | 1.41 µs | 19.53 μs | 22.13 μs |
| 19.2 kbps | RZI | ±0.87 | 1.41 µs | 9.77 μs | 11.07 μs |
| 38.4 kbps | RZI | ±0.87 | 1.41 µs | 4.88 μs | 5.96 μs |
| 57.6 kbps | RZI | ±0.87 | 1.41 µs | 3.26 µs | 4.34 μs |
| 115 2 lehna | D7I | 10.97 | 1 41 us | 1.62 110 | 2.22.110 |

Table 3.9.5 Baud rate and pulse width specifications

The infra-red pulse width is specified either band rate T x 3/16 or $1.6 \,\mu$ sec (1.6 μ sec is equal to 3/16 pulse width when band rate is 115.2 kbps).

The TMP91C815F has the function selects the pulse width on the transmission either 3/16 or 1/16. But 1/16 pulse width can be selected when the baud rate is equal or less than 38.4 kbps only. When 57.6 kbps and 115.2 kbps, the output pulse width should not be set to T x 1/16.

As the same reason, +(16-k)/16 division function in the baud rate generator of SIO0 can not be used to generate 115.2 kbps baud rate.

Also when the 38.4 kbps and 1/16 pulse width, +(16-k)/16 division function can not be used. Table 3.9.6 shows Baud rate and pulse width for (16-k)/16 division function.

Table 3.9.7 Baud rate and pulse width for (16-k) / 16 division function

| Pulse Width | Baud Rate | | | | | | | | |
|--------------|------------|-----------|-----------|-----------|----------|----------|--|--|--|
| ruise widiii | 115.2 kbps | 57.6 kbps | 38.4 kbps | 19.2 kbps | 9.6 kbps | 2.4 kbps | | | |
| T × 3/16 | × | 0 | 0 | 0 | 0 | 0 | | | |
| T × 1/16 | _ | _ | × | 0 | 0 | 0 | | | |

O: Can be used (16-k)/16 division function

×: Can not be used (16-k)/16 division function

-: Can not be set to 1/16 pulse width




Figure 3.9.27 IrDA Control Register

3.10 Serial Bus Interface (SBI)

The TMP91C815F has a 1-channel serial bus interface which employs a clocked-synchronous 8-bit SIO mode and an I^2C bus mode.

The serial bus interface is connected to an external device through P71 (SDA) and P72 (SCL) in the I²C bus mode; and through P70 (SCK), P71 (SO), P72 (SI) in the clocked-synchronous 8-bit SIO mode. Each pin is specified as follows.

| | P7ODE <ode72, ode71=""></ode72,> | P7CR <p72c, p70c="" p71c,=""></p72c,> | P7FC <p72f, p70f="" p71f,=""></p72f,> | |
|---------------------------|----------------------------------|---------------------------------------|---------------------------------------|--|
| I ² C Bus Mode | 11 | 11X | 11X | |
| Clocked Synchronous | XX | 011 | 111 | |
| 8-Bit SIO Mode | ΛΛ | 010 | 111 | |

X: Don't care

3.10.1 Configuration




Figure 3.10.1 Serial Bus Interface (SBI)

TMP91C815

3.10.2 Serial Bus Interface (SBI) Control

The following registers are used to control the serial bus interface and monitor the operation status.

- Serial bus interface control register 1 (SBI0CR1)
- Serial bus interface control register 2 (SBI0CR2)
- Serial bus interface data buffer register (SBI0DBR)
- I²C bus address register (I2C0AR)
- Serial bus interface status register (SBI0SR)
- Serial bus interface baud rate register 0 (SBI0BR0)
- Serial bus interface baud rate register 1 (SBI0BR1)

The above registers differ depending on a mode to be used.

Refer to Section "3.10.4 I2C bus Mode Control" and "3.10.7 Clocked-synchronous 8-bit SIO Mode Control".


3.10.3 The Data Formats in the I²C Bus Mode

The data formats in the I²C bus mode is shown below.


(a) Addressing format



(b) Addressing format (with restart)



(c) Free data format (data transferred from master device to slave device)



Note:

S: Start condition

 R/\overline{W} : Direction bit

ACK: Acknowledge bit


P: Stop condition

Figure 3.10.2 Data Format in the I²C Bus Mode

TOSHIBA

3.10.4 I²C Bus Mode Control


The following registers are used to control and monitor the operation status when using the serial bus interface (SBI) in the I^2C bus mode.



Note 1: Set the <BC2 to 0> to "000" before switching to a clock-synchronous 8-bit SIO mode.

Note 2: For the frequency of the SCL line clock, see 3.10.5 (3) Serial clock.

Figure 3.10.3 Registers for the I²C Bus Mode




Serial Bus Interface Control Register 2

Note1: Reading this register function as SBI0SR register.

Note2: Switch a mode to port mode after confirming that the bus is free.


Switch a mode between I²C bus mode and clock-synchronous 8-bit SIO mode after confirming that input signals via port are high-level.

Figure 3.10.4 Registers for the I²C Bus Mode



Note1: Writing in this register functions as SBI0CR2.

Figure 3.10.5 Registers for the I²C Bus Mode






Figure 3.10.6 Registers for the I²C Bus Mode

3.10.5 Control in I²C Bus Mode

(1) Acknowledge Mode Specification

Set the SBI0CR1<ACK> to 1 for operation in the acknowledge mode. The TMP91C815F generates an additional clock pulse for an Acknowledge signal when operating in Master Mode, it counts a clock pulse for an acknowledge signal when operating in the slave mode. In the transmitter mode during the clock pulse cycle, the SDA pin is released in order to receive the acknowledge signal from the receiver. In the receiver mode during the clock pulse cycle, the SDA pin is set to the Low in order to generate the acknowledge signal.

Clear the <ACK> to 0 for operation in the Non-Acknowledge Mode, The TMP91C815F does not generate a clock pulse for the Acknowledge signal when operating in the Master Mode, and it does not count a clock pulse as an Acknowledge signal when operating in Slave Mode.

(2) Number of transfer bits

The SBI0CR1<BC2 to BC0> is used to select a number of bits for next transmitting and receiving data.

Since the <BC2 to BC0> is cleared to 000 as a start condition, a slave address and direction bit transmission are executed in 8 bits. Other than these, the <BC2 to 0> retains a specified value.

(3) Serial clock

Clock source

The SBI0CR1 <SCK2 to SCK0> is used to select a maximum transfer frequency outputted on the SCL pin in Master Mode.




Figure 3.10.7 Clock Source

Clock synchronization

In the I^2C bus mode, in order to wired-AND a bus, a master device which pulls down a clock line to low-level, in the first place, invalidate a clock pulse of another master device which generates a high-level clock pulse. The master device with a high-level clock pulse needs to detect the situation and implement the following procedure.

The TMP91C815F has a clock synchronization function for normal data transfer even when more than one master exists on the bus.

The example explains the clock synchronization procedures when two masters simultaneously exist on a bus.




Figure 3.10.8 Clock Synchronization

As Master A pulls down the internal SCL output to the Low level at point "a", the SCL line of the bus becomes the Low-level. After detecting this situation, Master B resets a counter of High-level width of an own clock pulse and sets the internal SCL output to the Low-level.

Master A finishes counting Low-level width of an own clock pulse at point "b" and sets the internal SCL output to the High-level. Since Master B holds the SCL line of the bus at the Low-level, Master A wait for counting high-level width of an own clock pulse. After Master B finishes counting low-level width of an own clock pulse at point "c" and Master A detects the SCL line of the bus at the High-level, and starts counting High-level of an own clock pulse. The clock pulse on the bus is determined by the master device with the shortest High-level width and the master device with the longest Low-level width from among those master devices connected to the bus.

(4) Slave address and address recognition mode specification

When the TMP91C815F is used as a slave device, set the slave address <SA6 to SA0> and <ALS> to the I2C0AR. Clear the <ALS> to "0" for the address recognition mode.

(5) Master/Slave selection

Set the SBI0CR2<MST> to "1" for operating the TMP91C815F as a master device. Clear the SBI0CR2<MST> to "0" for operation as a slave device. The <MST> is cleared to "0" by the hardware after a stop condition on the bus is detected or arbitration is lost.

(6) Transmitter/Receiver selection

Set the SBI0CR2<TRX> to "1" for operating the TMP91C815F as a transmitter. Clear the <TRX> to "0" for operation as a receiver. When data with an addressing format is transferred in Slave Mode, when a slave address with the same value that an I2C0AR or a GENERAL CALL is received (all 8-bit data are "0" after a start condition), the <TRX> is set to "1" by the hardware if the direction bit (R/\overline{W}) sent from the master device is "1", and is cleared to "0" by the hardware if the bit is "0". In the Master Mode, after an Acknowledge signal is returned from the slave device, the <TRX> is cleared to "0" by the hardware if a transmitted direction bit is "1", and is set to "1" by the hardware if it is "0". When an Acknowledge signal is not returned, the current condition is maintained. The <TRX> is cleared to "0" by the hardware after a stop condition on the I²C bus is detected or arbitration is lost.

(7) Start/Stop condition generation

When the SBIOSR<BB> is "0", 8-bit data which are set to SBIODBR are output on a bus after generating a start condition by writing "1" to the SBIOCR2 <MST,TRX,BB,PIN>. It is necessary to set transmitted data to the data buffer register (SBIODBR) and set "1" to <ACK> beforehand.




Figure 3.10.9 Start condition generation and slave address generation

When the <BB> is "1", a sequence of generating a stop condition is started by writing "1" to the <MST,TRX,PIN>, and "0" to the <BB>. Do not modify the contents of <MST,TRX,BB,PIN> until a stop condition is generated on a bus.




Figure 3.10.10 Stop condition generation

The state of the bus can be ascertained by reading the contents of SBI0SR<BB>. SBI0SR<BB> will be set to 1 if a start condition has been detected on the bus, and will be cleared to 0 if a stop condition has been detected.

And about generation of stop condition in master mode, there are some limitation point. Please refer to "3.10.6(4) Stop condition generation ".

(8) Interrupt service requests and interrupt cancellation

When a serial bus interface interrupt request (INTS2) occurs, the SBI0CR2 <PIN> is cleared to "0". During the time that the SBI0CR2<PIN> is "0", the SCL line is pulled down to the Low level. The <PIN> is cleared to "0" when a 1-word of data is transmitted or received. Either writing / reading data to / from SBI0DBR sets the <PIN> to "1".

The time from the <PIN> being set to "1" until the SCL line is released takes t_{LOW}.

In the address recognition mode (<ALS> = 0), <PIN> is cleared to "0" when the received slave address is the same as the value set at the I2C0AR or when a GENERAL CALL is received (all 8-bit data are "0" after a start condition). Although SBIOCR2<PIN> can be set to "1" by the program, the <PIN> is not clear it to "0" when it is written "0".

(9) Serial bus interface operation mode selection

SBI0CR2<SBIM1 to SBIM0> is used to specify the serial bus interface operation mode. Set SBI0CR2<SBIM1 to SBIM0> to "10" when the device is to be used in I²C Bus Mode.

Switch a mode to port after confirming a bus is free.

(10) Arbitration lost detection monitor

Since more than one master device can exist simultaneously on the bus in I²C Bus Mode, a bus arbitration procedure has been implemented in order to guarantee the integrity of transferred data. Data on the SDA line is used for I²C bus arbitration.

The following shows an example of a bus arbitration procedure when two master devices exist simultaneously on the bus. Master A and Master B output the same data until point "a". After Master A outputs "L" and Master B, "H", the SDA line of the bus is wire-AND and the SDA line is pulled down to the Low-level by Master A. When the SCL line of the bus is pulled up at point b, the slave device reads the data on the SDA line, that is, data in Master A. A data transmitted from Master B becomes invalid. The state in Master B is called "ARBITRATION LOST". Master B device which loses arbitration releases the internal SDA output in order not to affect data transmitted from other masters with arbitration. When more than one master sends the same data at the first word, arbitration occurs continuously after the second word.




Figure 3.10.11 Arbitration Lost

The TMP91C815F compares the levels on the bus's SDA line with those of the internal SDA output on the rising edge of the SCL line. If the levels do not match, arbitration is lost and SBIOSR<AL> is set to "1".

When SBIOSR<AL> is set to "1", SBIOSR<MST,TRX> are cleared to "00" and the mode is switched to Slave Receiver Mode.

SBIOSR<AL> is cleared to "0" when data is written to or read from SBIODBR or when data is written to SBIOCR2.




Figure 3.10.12 Example of when TMP91CW12 is a Master Device B (D7A = D7B, D6A = D6B)

(11) Slave address match detection monitor

SBIOSR<AAS> is set to "1" in Slave Mode, in Address Recognition Mode (i.e. when I2COAR<ALS> = "0"), when a GENERAL CALL is received, or when a slave address matches the value set in I2COAR. When I2COAR<ALS> = "1", SBIOSR<AAS> is set to "1" after the first word of data has been received. SBIOSR<AAS> is cleared to "0" when data is written to or read from the data buffer register SBIODBR.

(12) GENERAL CALL detection monitor

SBI0SR<AD0> is set to "1" in Slave Mode, when a GENERAL CALL is received (all 8-bit received data is "0", after a start condition). SBI0SR<AD0> is cleared to "0" when a start condition or stop condition is detected on the bus.

(13) Last received bit monitor

The SDA line value stored at the rising edge of the SCL line is set to the SBI0SR<LRB>. In the acknowledge mode, immediately after an INTS2 interrupt request is generated, an acknowledge signal is read by reading the contents of the SBI0SR<LRB>.

(14) Software Reset function

The software Reset function is used to initialize the SBI circuit, when SBI is rocked by external noises, etc.

An internal Reset signal pulse can be generated by setting SBI0CR2<SWRST1,SWRST0> to "10" and "01". This initializes the SBI circuit internally. All command registers and status registers are initialized as well.

SBI0CR2<SWRST1, SWRST0> is automatically cleared to "00" after the SBI circuit has been initialized.

(15) Serial Bus Interface Data Buffer Register (SBI0DBR)

The received data can be read and transferred data can be written by reading or writing the SBIODBR.

In the master mode, after the start condition is generated the slave address and the direction bit are set in this register.

(16) I²CBUS Address Register (I2C0AR)

I2C0AR<SA6 to SA0> is used to set the slave address when the TMP91C815F functions as a slave device.

The slave address output from the master device is recognized by setting the I2C0AR<ALS> to "0". The data format is the addressing format. When the slave address is not recognized at the <ALS> = "1", the data format is the free data format.

(17) Baud Rate Register (SBI0BR1)

Write "1" to SBI0BR1<P4EN> before operation commences.

(18) Setting register for IDLE2 mode operation (SBI0BR0)

SBI0BR0<I2SBI0> is the register setting operation/stop during IDLE2-mode. Therefore, setting <I2SBI0> is necessary before the HALT instruction is executed.

3.10.6 Data Transfer in I²C Bus Mode

(1) Device initialization

Set the SBI0BR1<P4EN>, SBI0CR1<ACK,SCK2 to SCK0>, Set SBI0BR1 to "1" and clear bits 7 to 5 and 3 in the SBI0CR1 to "0".

Set a slave address <SA6 to SA0> and the <ALS> (<ALS> = "0" when an addressing format) to the I2C0AR.

For specifying the default setting to a slave receiver mode, clear "0" to the <MST, TRX, BB> and set "1" to the <PIN>, "10" to the <SBIM1 to SBIM 0>.

(2) Start condition and slave address generation

Master Mode

In the Master Mode, the start condition and the slave address are generated as follows.

Check a bus free status (when $\langle BB \rangle = "0"$).

Set the SBI0CR1<ACK> to "1" (Acknowledge Mode) and specify a slave address and a direction bit to be transmitted to the SBI0DBR.

When SBIOCR2<BB> = "0", the start condition are generated by writing "1111" to SBIOCR2<MST,TRX,BB,PIN>. Subsequently to the start condition, nine clocks are output from the SCL pin. While eight clocks are output, the slave address and the direction bit which are set to the SBIODBR. At the 9th clock, the SDA line is released and the acknowledge signal is received from the slave device.

An INTS2 interrupt request occurs at the falling edge of the 9th clock. The <PIN> is cleared to "0". In the Master Mode, the SCL pin is pulled down to the Low-level while <PIN> is "0". When an interrupt request occurs, the <TRX> is changed according to the direction bit only when an acknowledge signal is returned from the slave device.

Slave Mode

In the Slave Mode, the start condition and the slave address are received.

After the start condition is received from the master device, while eight clocks are output from the SCL pin, the slave address and the direction bit which are output from the master device are received.

When a GENERAL CALL or the same address as the slave address set in I2C0AR is received, the SDA line is pulled down to the Low-level at the 9th clock, and the acknowledge signal is output. An INTS2 interrupt request occurs on the falling edge of the 9th clock. The <PIN> is cleared to "0". In Slave Mode the SCL line is pulled down to the Low-level while the <PIN> = "0".




Figure 3.10.13 Start Condition Generation and Slave Address Transfer

(3) 1-word Data Transfer

Check the <MST> by the INTS2 interrupt process after the 1-word data transfer is completed, and determine whether the mode is a master or slave.

① If $\langle MST \rangle = "1"$ (Master Mode)

Check the <TRX> and determine whether the mode is a transmitter or receiver.

When the $\langle TRX \rangle = "1"$ (Transmitter mode)

Check the <LRB>. When <LRB> is "1", a receiver does not request data. Implement the process to generate a stop condition (Refer to 3.10.6 (4)) and terminate data transfer.

When the <LRB> is "0", the receiver is requests new data. When the next transmitted data is 8 bits, write the transmitted data to SBI0DBR. When the next transmitted data is other than 8 bits, set the <BC2 to BC0> <ACK> and write the transmitted data to SBI0DBR. After written the data, <PIN> becomes "1", a serial clock pulse is generated for transferring a new 1-word of data from the SCL pin, and then the 1-word data is transmitted. After the data is transmitted, an INTS2 interrupt request occurs. The <PIN> becomes "0" and the SCL line is pulled down to the Low-level. If the data to be transferred is more than one word in length, repeat the procedure from the <LRB> checking above.




Figure 3.10.14 Example in which <BC2 to BC0> = "000" and <ACK> = "1" in Transmitter Mode

When the **<TRX>** is "0" (Receiver mode)

When the next transmitted data is 8 bits, write the transmitted data to SBI0DBR. When the next transmitted data is other than 8 bits, set <BC2 to BC0> <ACK> and read the received data from SBI0DBR to release the SCL line (data which is read immediately after a slave address is sent is undefined). After the data is read, <PIN> becomes "1". The TMP91C815F outputs a serial clock pulse to the SCL to transfer new 1-word of data and sets the SDA pin to "0", When the acknowledge signal is set to Low-level at the final bit.

An INTS2 interrupt request then occurs and the <PIN> becomes "0", Then the TMP91C815F pulls down the SCL pin to the Low-level. The TMP91C815F outputs a clock pulse for 1-word of data transfer and the acknowledge signal each time that received data is read from the SBI0DBR.




Figure 3.10.15 Example of when <BC2 to 0> = "000", <ACK> = "1" in Receiver Mode

In order to terminate the transmission of data to a transmitter, clear <ACK> to "0" before reading data which is 1-word before the last data to be received. The last data word does not generate a clock pulse as the Acknowledge signal. After the data has been transmitted and an interrupt request has been generated, set <BC2 to BC0> to "001" and read the data. The TMP91C815F generates a clock pulse for a 1-bit data transfer. Since the master device is a receiver, the SDA line on the bus remains High. The transmitter interprets the High signal as an ACK signal. The receiver indicates to the transmitter that data transfer is complete.

After the one data bit has been received and an interrupt request been generated, the TMP91C815F generates a stop condition (see Section 3.10.6 (4)) and terminates data transfer.




Figure 3.10.16 Termination of data Transfer in Master Receiver Mode

② If $\langle MST \rangle = 0$ (Slave Mode)

In the slave mode, an INTS2 interrupt request occurs when the TMP91C815F receives a slave address or a GENERAL CALL from the master device, or when a GENERAL CALL is received and data transfer is complete, or after matching received address. In the master mode, the TMP91C815F operates in a slave mode if it losing arbitration. An INTS2 interrupt request occurs when a word data transfer terminates after losing arbitration. When an INTS2 interrupt request occurs the $\langle PIN \rangle$ is cleared to "0" and the SCL pin is pulled down to the Low-level. Either reading / writing from / to the SBI0DBR or setting the $\langle PIN \rangle$ to "1" will release the SCL pin after taking t_{LOW} time.

In the slave mode the TMP91C815F operates either in normal slave mode or in slave mode after losing arbitration.

Check the SBI0SR<AL>, <TRX>, <AAS>, and <AD0> and implements processes according to conditions listed in the next table.

Table 3.10.1 Operation in the Slave Mode

| <trx> <al> <aas> <ad0></ad0></aas></al></trx> | | <ad0></ad0> | Conditions | Process | |
|-----------------------------------------------------|---|-------------|------------|------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------|
| 1 | 1 | 1 | 0 | | Set the number of bits a word in <bc2 bc0="" to=""> and write the transmitted data to SBI0DBR</bc2> |
| | 0 | 1 | 0 | In Salve Receiver Mode the TMP91C815F receives a slave address for which the value of the direction bit sent from the master is "1". | |
| | | 0 | 0 | In Salve Transmitter Mode a single word of is transmitted. Set <bc2 bc0="" to=""> to the number of bits in a word.</bc2> | "1", set <pin> to "1" since the receiver win</pin> |
| 0 | 1 | 1 | 1/0 | | Read the SBIODBR for setting the <pin> to "1" (reading dummy data) or set the <pin> to "1".</pin></pin> |
| | | 0 | 0 | The TMP91C815F loses arbitration when transmitting a slave address or data and terminates word data transfer. | |
| | 0 | 1 | 1/0 | In Slave Receiver Mode the TMP91C815F receives a slave address or GENERAL CALL for which the value of the direction bit sent from the master is "0". | |
| | | 0 | 1/0 | In Slave Receiver Mode the TMP91C815F terminates receiving word data. | Set <bc2 bc0="" to=""> to the number of bits in a word and read the received data from SBI0DBR.</bc2> |

(4) Stop condition generation

When SBIOSR<BB> = 1, the sequence for generating a stop condition can be initiated by writing "1" to SBIOCR2<MST,TRX,PIN> and "0" to SBIOCR2<BB>. Do not modify the contents of SBIOCR2<MST,TRX,PIN,BB> until a stop condition has been generated on the bus. When the bus's SCL line has been pulled Low by another device, the TMP91C815 generates a stop condition when the other device has released the SCL line.

When SBI0CR2<MST,TRX,PIN> are written "1" and <BB> is written "0", <BB> changes to "0" by internal SCL changes to "1", without waiting stop condition.

To check whether SCL and SDA-pin are "1" by sensing their ports is needed to detect bus free condition.




Figure 3.10.17 Stop condition generation (Single-master)




Figure 3.10.18 condition generation (Multi-master)

(5) Restart

Restart is used during data transfer between a master device and a slave device to change the data transfer direction. The following description explains how to restart when the TMP91C815 is in Master Mode.

Clear SBI0CR2<MST,TRX,BB> to 0 and set SBI0CR2<PIN> to 1 to release the bus. The SDA line remains High and the SCL pin is released. Since a stop condition has not been generated on the bus, other devices assume the bus to be in Busy state. Monitor the value of SBI0SR<BB> until it becomes 0 so as to ascertain when the TMP91C815's SCL pin is released. Check the <LRB> until it becomes 1 to check that the SCL line on a bus is not pulled down to the low-level by other devices. After confirming that the bus remains in a free state, generate a start condition using the procedure described in 3.10.6 (2).

In order to satisfy the set-up time requirements when restarting, take at least 4.7 $\,\mu$ s of waiting time by software from the time of restarting to confirm that the bus is free until the time to generate the start condition.




Figure 3.10.19 Timing diagram for TMP91C815F Restart

3.10.7 Clocked Synchronous 8-Bit SIO Mode control

The following registers are used to control and monitor the operation status when the Serial Bus Interface (SBI) is being operated in Clocked Synchronous 8-Bit SIO Mode.





Figure 3.10.20 Register for the SIO Mode



Note: Set the SBI0CR1<BC2 to 0> "000" before switching to a clocked-synchronous 8-bit SIO mode.

(reserved)




Figure 3.10.21 Registers for the SIO Mode




Figure 3.10.22 Registers for the SIO Mode

- (1) Serial Clock
- ① Clock source

SBI0CR1<SCK2 to SCK0> is used to select the following functions:

Internal Clock

In Internal Clock Mode one of seven frequencies can be selected. The serial clock signal is output to the outside on the SCK pin. The SCK pin goes High when data transfer starts. When the device is writing (in Transmit Mode) or reading (in Receive Mode), data cannot follow the serial clock rate, so an automatic wait function is executed which automatically stops the serial clock and holds the next shift operation until reading or writing has been completed.




Figure 3.10.23 Automatic-wait Function

External clock (<SCK2 to SCK0> = "111")

An external clock input via the SCK pin is used as the serial clock. In order to ensure the integrity of shift operations, both the high and Low-level serial clock pulse widths shown below must be maintained. The maximum data transfer frequency is 1 MHz (when fc = 16 MHz).




Figure 3.10.24 Maximum data transfer frequency when external clock input used

② Shift edge

Data is transmitted on the leading edge of the clock and received on the trailing edge.

Leading edge shift

Data is shifted on the leading edge of the serial clock (on the falling edge of the SCK pin input/output).

Trailing edge shift

Data is shifted on the trailing edge of the serial clock (on the rising edge of the SCK pin input/output).




Figure 3.10.25 Shift edge

(2) Transfer modes

The SBI0CR1<SIOM1 to SIOM0> is used to select a transmit, receive or transmit / receive mode.

① 8-Bit Transmit Mode

Set a control register to a transmit mode and write transmit data to the SBIODBR.

After the transmit data is written, set the SBI0CR1<SIOS> to "1" to start data transfer. The transmitted data is transferred from SBI0DBR to the Shift Register and output to the SO pin in synchronized with the serial clock, starting from the least significant bit (LSB), When the transmission data is transferred to the Shift Register, the SBI0DBR becomes empty. An INTS2 (buffer empty) interrupt request is generated to request new data.


When the internal clock is used, the serial clock will stop and automatic-wait function will be initiated if new data is not loaded to the data buffer register after the specified 8-bit data is transmitted. When new transmit data is written, automatic-wait function is canceled.

When the external clock is used, data should be written to SBI0DBR before new data is shifted. The transfer speed is determined by the maximum delay time between the time when an interrupt request is generated and the time when data is written to SBI0DBR by the interrupt service program.

When the transmit is started, after the SBIOSR<SIOF> goes "1" output from the SO pin holds final bit of the last data until falling edge of the SCK.

Transmitting data is ended by clearing the <SIOS> to "0" by the buffer empty interrupt service program or setting the <SIOINH> to "1". When the <SIOS> is cleared, the transmitted mode ends when all data is output. In order to confirm if data is surely transmitted by the program, set the <SIOF> (bit 3 of SBIOSR) to be sensed. The SBIOSR<SIOF> is cleared to "0" when transmitting is complete. When the <SIOINH> is set to "1", transmitting data stops. SBIOSR<SIOF> turns "0".

When an external clock is used, it is also necessary to clear SBIOSR<SIOS> to "0" before new data is shifted; otherwise, dummy data is transmitted and operation ends.



SIOS>

SIOF>

SEF>

SCK pin (input)

SO pin

Wao Aa1 Aa2 Aa3 Aa4 Aa5 Aa6 Aa7 bo ba1 ba2 ba3 ba4 ba5 ba6 ba7

INTSBI interrupt request

SBIODBR

A b b (b) External clock

Write transmitted data

Figure 3.10.26 Transfer Mode

STEST1: BIT SEF, (SBI0SR) ; If $\langle SEF \rangle = 1$ then loop

JR NZ, STEST1

STEST2: BIT 0, (P6) ; If SCK]= 0 then loop

JR Z, STEST2

LD (SBI0CR1), 00000111B ; $\langle SIOS \rangle \leftarrow 0$

2 8-Bit Receive Mode




Figure 3.10.27 Transmitted data hold time at end of transmission

Set the control register to receive mode and set SBIOCR1<SIOS> to "1" for switching to receive mode. Data is received into the Shift Register via the SI pin and synchronized with the serial clock, starting from the least significant bit (LSB). When 8-bit data is received, the data is transferred from the Shift Register to SBIODBR. An INTS2 (buffer full) interrupt request is generated to request that the received data be read. The data is then read from SBIODBR by the interrupt service program. When an internal clock is used, the serial clock will stop and the automatic wait function will be in effect until the received data has been read from SBIODBR.

When an external clock is used, since shift operation is synchronized with an external clock pulse, the received data should be read from SBI0DBR before the next serial clock pulse is input. If the received data is not read, any further data which is to be received is canceled. The maximum transfer speed when an external clock is used is determined by the delay time between the time when an interrupt request is generated and the time when the received data is read.

Receiving of data ends when <SIOS> is cleared to "0" by the buffer full interrupt service program or when <SIOINH> is set to "1". If <SIOS> is cleared to "0", received data is transferred to SBIODBR in complete blocks. The received mode ends when the transfer is complete. In order to confirm whether data is being received properly by the program, set SBIOSR<SIOF> to be sensed. <SIOF> is cleared to "0" when receiving has been completed. When it is confirmed that receiving has been completed, the last data is read. When <SIOINH> is set to "1", data receiving stops. <SIOF> is cleared to "0" (the received data becomes invalid, therefore no need to read it).

Note: When the transfer mode is changed, the contents of SBI0DBR will be lost. If the mode must be changed, conclude data receiving by clearing <SIOS> to "0", read the last data, then change the mode.




Figure 3.10.28 Receiver Mode (example: Internal clock)

3 8-Bit Transmit/Receive Mode

Set a control register to a transmit/receive mode and write data to SBI0DBR. After the data has been written, set SBI0CR<SIOS> to "1" to start transmitting/receiving. When data is transmitted, the data is output via the SO pin, starting from the least significant bit (LSB) and synchronized with the leading edge of the serial clock signal. When data is received, the data is input via the SI pin on the trailing edge of the serial clock signal. 8-bit data is transferred from the Shift Register to SBI0DBR and an INTS2 interrupt request is generated. The interrupt service program reads the received data from the data buffer register and writes the data which is to be transmitted. SBI0DBR is used for both transmitting and receiving. Transmitted data should always be written after received data has been read.

When an internal clock is used, the automatic wait function will be in effect until the received data has been read and the next data has been written.

When an external clock is used, since the shift operation is synchronized with the external clock, received data is read and transmitted data is written before a new shift operation is executed. The maximum transfer speed when an external clock is used is determined by the delay time between the time when an interrupt request is generated and the time at which received data is read and transmitted data is written.

When the transmit is started, after the SBIOSR<SIOF> goes "1" output from the SO pin holds final bit of the last data until falling edge of the SCK.

Transmitting/receiving data ends when <SIOS> is cleared to "0" by the INTS2 interrupt service program or when SBIOCR1<SIOINH> is set to "1". When <SIOS> is cleared to "0", received data is transferred to SBIODBR in complete blocks. The transmit/receive mode ends when the transfer is complete. In order to confirm whether data is being transmitted/received properly by the program, set SBIOSR to be sensed. <SIOF> is set to "0" when transmitting/receiving has been completed. When <SIOINH> is set to 1, data transmitting/receiving stops. <SIOF> is then cleared to 0.

Note: When the transfer mode is changed, the contents of SBI0DBR will be lost. If the mode must be changed, conclude data transmitting/receiving by clearing <SIOS> to "0", read the last data, then change the transfer mode.




Figure 3.10.29 Transmit/Received Mode (example using internal clock)




Figure 3.10.30 Transmitted data hold time at end of transmit/receive

3.11 Analog/Digital Converter

The TMP91C815 incorporates a 10-bit successive approximation-type analog/digital converter (A/D converter) with 8-channel analog input.

Figure 3.11.1 is a block diagram of the A/D converter. The 8-channel analog input pins (AN0 to AN7) are shared with the input-only port 8 and can thus be used as an input port.

(note): When IDLE2, IDLE1 or STOP mode is selected, so as to reduce the power, with some timings the system may enter a stand-by mode even though the internal comparator is still enabled. Therefore be sure to check that A/D converter operations are halted before a HALT instruction is executed.




Figure 3.11.1 Block diagram of A/D converter

3.11.1 Analog/Digital converter registers

The A/D converter is controlled by the two A/D mode control registers: ADMOD0 and ADMOD1. The A/D conversion results are stored in 8 kinds of A/D conversion data Upper and Lower registers: ADREG04H/L, ADREG15H/L, ADREG26H/L and ADREG37H/L.

Figure 3.11.2 shows the registers related to the A/D converter.





Figure 3.11.2 A/D Converter Related Register



(note): As pin AN3 also functions as the \overline{ADTRG} input pin, do not set < ADCH2: 0> = "011" when using \overline{ADTRG} with < ADTRGE> = "1".

Figure 3.11.3 A/D Converter related registers

A/D Conversion Data Low Register 0/4

6 3 0 5 4 ADR01 ADR00 ADR0RF Bit symbol ADREG04L (02A0H) Read/Write R R After Reset Undefined 0 A/D **Function** Stores lower 2-bits of Conversion A/D conversion result Data Storage flag 1: Conversion result store

A/D Conversion Data Upper Register 0/4


4 3 0 6 5 1 2 ADR09 ADR08 ADR07 ADR06 ADR05 ADR04 ADR03 ADR02 ADREG04H Bit symbol (02A1H) Read/Write R After Reset Undefined Function Stores upper 8-bits A/D conversion result.

A/D Conversion Data Lower Register 1/5

7 6 5 4 3 2 1 0 ADR1RF Bit symbol ADR11 ADR10 ADREG15L (02A2H) Read/Write R R After Reset Undefined 0 A/D **Function** stores lower 2-bits of Conversion A/D conversion result Result flag 1: Conversion result stored

A/D Conversion Data Upper Register 1/5

6 0 ADR16 Bit symbol ADR19 ADR18 ADR17 ADR15 ADR14 ADR13 ADR12 ADREG15H (02A3H) Read/Write After Reset Undefined Stores upper 8-bits of A/D conversion result. Function



- Bits 5-1 are always read as "1".
- Bit 0 is the A/D conversion data storage flag <ADRxRF>. When the A/D conversion result is stored, the flag is set to "1". When either of the registers (ADREGxH, ADREGxL) is read, the flag is cleared to "0".

Figure 3.11.4 A/D Converter related registers

A/D Conversion Result Lower Register 2/6

ADREG26L (02A4H)

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------|--------------------------|---------------------------|---|---|---|---|---|-----------------------------------------------------------------------------|
| Bit symbol | ADR21 | ADR20 | | | | | | ADR2RF |
| Read/Write | R | | | | | | | R |
| After Reset | Undefined | | | | | | | 0 |
| Function | Stores low A/D conver | er 2-bits of sion result. | | | | | | A/D conversion data storage flag 1: Conversion result stored |

A/D Conversion Data upper Register 2/6

ADREG26H (02A5H)

| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | | |
|---|-------------|-------|-----------|-----------|---------------|--------------|------------|-------|-------|--|--|--|--|--|
| н | Bit symbol | ADR29 | ADR28 | ADR27 | ADR26 | ADR25 | ADR24 | ADR23 | ADR22 | | | | | |
| | Read/Write | | R | | | | | | | | | | | |
| | After Reset | | Undefined | | | | | | | | | | | |
| | Function | | | Stores up | per 8-bits of | A/D conversi | on result. | | | | | | | |

A/D Conversion Data Lower Register 3/7

ADREG37L (02A6H)


| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|-------------|--------------------------|-------|---|---|---|---|---|-------------------------------------------------------------|
| ᅵ | Bit symbol | ADR31 | ADR30 | | | | | | ADR3RF |
| | Read/Write | F | ₹ | | | | | | R |
| | After Reset | Unde | fined | | | | | | 0 |
| | Function | Stores low AD convers | | | | | | | AD Conversion Data Storage flag 1: conversion result stored |

A/D Conversion Result Upper Register 3/7

ADREG37H (02A7H)

| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | | |
|----|-------------|-------|-----------|-----------|---------------|--------------|------------|-------|-------|--|--|--|--|--|
| нl | Bit symbol | ADR39 | ADR38 | ADR37 | ADR36 | ADR35 | ADR34 | ADR33 | ADR32 | | | | | |
| | Read/Write | | R | | | | | | | | | | | |
| | After Reset | | Undefined | | | | | | | | | | | |
| j | Function | | | Stores up | per 8-bits of | A/D conversi | on result. | | | | | | | |

Channel x conversion result



- Bits 5 to1 are always read as "1"
- $\bullet\,$ Bit 0 is the A/D conversion data storage flag <ADRxRF>. When the A/D conversion result is stored, the flag is set to "1". When either of the registers (ADREGxH, ADREGxL) is read, the flag is cleared to "0".

Figure 3.11.5 A/D Converter related registers

3.11.2 Description of operation

(1) Analog reference voltage

A High-level analog reference voltage is applied to the VREFH pin; a low-level analog reference voltage is applied to the VREFL pin. To perform A/D conversion, the reference voltage as the difference between VREFH and VREFL, is divided by 1024 using string resistance. The result of the division is then compared with the analog input voltage.

To turn off the switch between VREFH and VREFL, write "0" to ADMOD1<VREFON> in A/D Mode Control Register 1. To start A/D conversion in the OFF state, first write "1" to ADMOD1<VREFON>, wait 3 μ s until the internal reference voltage stabilizes (this is not related to fc), then set ADMOD0< ADS> to "1".

(2) Analog input channel selection

The analog input channel selection varies depends on the operation mode of the A/D converter.

- In Analog Input Channel Fixed Mode (A/D MOD0<SCAN> = "0")
 Setting ADMOD1<ADCH2 to ADCH0> selects one of the input pins AN0 to AN7 as the input channel.
- In Analog Input Channel Scan Mode (ADMOD0<SCAN> = "1")
 Setting ADMOD1<ADCH2 to ADCH0> selects one of the 8 scan modes.

Table 3.11.1 illustrates analog input channel selection in each operation mode.

After Reset, ADMOD0<SCAN> = "0" and ADMOD1<ADCH2 to ADCH0> = "000". Thus pin AN0 is selected as the fixed input channel. Pins not used as analog input channels can be used as standard input port pins.

| <adch2~0></adch2~0> | Channel fixed <scan> = "0"</scan> | Channel scan <scan> = "1"</scan> |
|---------------------|-----------------------------------|-------------------------------------------------------|
| 000 | AN0 | AN0 |
| 001 | AN1 | $AN0 \rightarrow AN1$ |
| 010 | AN2 | $AN0 \rightarrow AN1 \rightarrow AN2$ |
| 011 | AN3 | $AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3$ |
| 100 | AN4 | AN4 |
| 101 | AN5 | $AN4 \rightarrow AN5$ |
| 110 | AN6 | $AN4 \rightarrow AN5 \rightarrow AN6$ |
| 111 | AN7 | $AN4 \rightarrow AN5 \rightarrow AN6 \rightarrow AN7$ |

Table 3.11.1 Analog input channel selection

(3) Starting A/D Conversion

To start A/D conversion, write "1" to ADMOD0<ADS> in A/D Mode Control Register 0, or ADMOD1<ADTRGE> in A/D Mode Control Register 1 and input falling edge on ADTRG pin. When A/D conversion starts, the A/D Conversion Busy flag ADMOD0<ADBF> will be set to "1", indicating that A/D conversion is in progress.

Writing "1" to ADMOD0<ADS> during A/D conversion restarts conversion. At that time, to determine whether the A/D conversion results have been preserved, check the value of the conversion data storage flag ADREGxL<ADRxRF>.

During A/D conversion, a falling edge input on the ADTRG pin will be ignored.

(4) A/D conversion modes and the A/D Conversion End interrupt

The 4 A/D conversion modes are:

- Channel Fixed Single Conversion Mode
- Channel Scan Single Conversion Mode
- Channel Fixed Repeat Conversion Mode
- Channel Scan Repeat Conversion Mode

The ADMOD0<REPET> and ADMOD0<SCAN> settings in A/D Mode Control Register 0 determine the A/D mode setting.

Completion of A/D conversion triggers an INTAD A/D Conversion End interrupt request. Also, ADMOD0<EOCF> will be set to "1" to indicate that A/D conversion has been completed.

Channel Fixed Single Conversion Mode

Setting ADMOD0<REPET> and ADMOD0<SCAN> to "00" selects Channel Fixed Single Conversion Mode.

In this mode, data on one specified channel is converted once only. When the conversion has been completed, the ADMOD0<EOCF> flag is set to "1", ADMOD0<ADBF> is cleared to "0", and an INTAD interrupt request is generated.

Channel Scan Single Conversion Mode

Setting ADMOD0<REPET> and ADMOD0<SCAN> to "01" selects Channel Scan Single Conversion Mode.

In this mode, data on the specified scan channels is converted once only. When scan conversion has been completed, ADMOD0<EOCF> is set to "1", ADMOD0<ADBF> is cleared to "0", and an INTAD interrupt request is generated.

Channel Fixed Repeat Conversion Mode

Setting ADMOD0<REPET> and ADMOD0<SCAN> to "10" selects Channel Fixed Repeat Conversion Mode.

In this mode, data on one specified channel is converted repeatedly. When conversion has been completed, ADMOD0<EOCF> is set to "1" and ADMOD0<ADBF> is not cleared to "0" but held "1". INTAD interrupt request generation timing is determined by the setting of ADMOD0<ITM0>. Setting <ITM0> to "0" generates an interrupt request every time an A/D conversion is completed. Setting <ITM0> to "1" generates an interrupt request on completion of every fourth conversion.

Channel Scan Repeat Conversion Mode

Setting ADMOD0<REPET> and ADMOD0<SCAN> to "11" selects Channel Scan Repeat Conversion Mode.

In this mode, data on the specified scan channels is converted repeatedly. When each scan conversion has been completed, ADMOD0<EOCF> is set to "1" and an INTAD interrupt request is generated. ADMOD0<ADBF> is not cleared to "0" but held "1".

To stop conversion in a repeat conversion mode (i.e. in cases and), write a "0" to ADMOD0<REPET>. After the current conversion has been completed, the repeat conversion mode terminates and ADMOD0<ADBF> is cleared to "0".

Switching to a halt state (IDLE2 Mode with ADMOD1<I2AD> cleared to "0", IDLE1 Mode or STOP Mode) immediately stops operation of the A/D converter even when A/D conversion is still in progress. In repeat conversion modes (i.e. in cases and), when the halt is released, conversion restarts from the beginning. In single conversion modes (i.e. in cases and), conversion does not restart when the halt is released (the converter remains stopped).

Table 3.11.2 shows the relationship between the A/D conversion modes and interrupt requests.

X

1

1

| Mode | Interrupt Request | ADMOD0 | | | | | |
|-----------------------------------------|-----------------------------------------|---------------|-------------------|---------------|--|--|--|
| Mode | Generation | <itm0></itm0> | <repeat></repeat> | <scan></scan> | | | |
| Channel Fixed Single Conversion Mode | After completion of conversion | X | 0 | 0 | | | |
| Channel Scan Single Conversion Mode | After completion of scan conversion | X | 0 | 1 | | | |
| Channel Fixed Repeat Conversion Mode | Every conversion Every forth conversion | 0 | 1 | 0 | | | |

After completion of every

scan conversion

Table 3.11.2 Relationship between A/D Conversion modes and Interrupt requests

X: Don't care

Channel Scan Repeat

Conversion Mode

(5) A/D conversion time

84 states (10.5 μ s @ f_{FPH} = 16MHz) are required for the A/D conversion for one channel.

(6) Storing and reading the results of A/D conversion

The A/D Conversion Data Upper and Lower Registers (ADREG04H/L to ADREG37H/L) store the A/D conversion results. (ADREG04H/L to ADRG37H/L are read-only registers.)

In Channel Fixed Repeat Conversion Mode, the conversion results are stored successively in registers ADREG04H/L to ADRG37H/L. In other modes, the AN0 and AN4, AN1 and AN5, AN2 and AN6, and AN3 and AN7 conversion results are stored in ADREG04H/L, ADREG15H/L, ADREG26H/L and ADREG37H/L respectively.

Table 3.11.3 shows the correspondence between the analog input channels and the registers which are used to hold the results of A/D conversion.

Table 3.11.3 Correspondence Between Analog Input Channels and A/D Conversion Result Registers

| | A/D Conversion Result Register | | | | | | |
|----------------------------------|--------------------------------------|-------------------------------------------------------------------|--|--|--|--|--|
| Analog input channel (Port A) | Conversion modes other than at right | Channel fixed repeat conversion mode (every 4th conversion) | | | | | |
| AN0 | ADREG04H/L | | | | | | |
| AN1 | ADREG15H/L | ADREG04H/L ← | | | | | |
| AN2 | ADREG26H/L | ₩ ADREG15H/L | | | | | |
| AN3 | ADREG37H/L | ADREGISTIVE | | | | | |
| AN4 | ADREG04H/L | ADREG26H/L | | | | | |
| AN5 | ADREG15H/L | ↓ | | | | | |
| AN6 | ADREG26H/L | ADREG37H/L | | | | | |
| AN7 | ADREG37H/L | | | | | | |

<ADRxRF>, bit "0" of the A/D conversion data lower register, is used as the A/D conversion data storage flag. The storage flag indicates whether the A/D conversion result register has been read or not. When a conversion result is stored in the A/D conversion result register, the flag is set to "1". When either of the A/D conversion result registers (ADREGxH or ADREGxL) is read, the flag is cleared to "0".

Reading the A/D conversion result also clears the A/D Conversion End flag ADMOD0<EOCF> to "0".

Setting example:

Convert the analog input voltage on the AN3 pin and write the result, to memory address 0800H using the A/D interrupt (INTAD) processing routine.

Main routine:

```
7 6 5 4 3 2 1 0
INTE0AD
           ← X 1 0 0 - - - -
                                          Enable INTAD and set it to Interrupt Level 4.
ADMOD1
            Set pin AN3 to be the analog input channel.
ADMOD0
           \leftarrow X X 0 0 0 0 0 1
                                          Start conversion in Channel Fixed Single Conversion Mode.
Interrupt routine processing example:
WA
            ← ADREG37
                                          Read value of ADREG37L and ADREG37H into 16-bit
                                          general-purpose register WA.
WA
            >>6
                                          Shift contents read into WA six times to right and zero-fill upper bits.
(H0080)
            \leftarrow \text{WA}
                                          Write contents of WA to memory address 0800H.
```

This example repeatedly converts the analog input voltages on the three pins AN0, AN1 and AN2, using Channel Scan Repeat Conversion Mode.

3.12 Watch Dog Timer (runaway detection timer)

The TMP91C815 features a watch dog timer for detecting runaway.

The watch dog timer (WDT) is used to return the CPU to normal state when it detects that the CPU has started to malfunction (runaway) due to causes such as noise.

When the watch dog timer detects a malfunction, it generates a non-mask able interrupt INTWD to notify the CPU. Connecting the watch dog timer output to the Reset pin internally forces a reset.

3.12.1 Configuration

Figure 3.12.1 is a block diagram of he watchdog timer (WDT).




Figure 3.12.1 Block diagram of watch dog timer

NOTE: It needs to care designing the total machine set, because Watch-Dog-Timer can't operate completely by external noise.

The watch dog timer consists of a 22-stage binary counter which uses the system clock (f_{SYS}) as the input clock. The binary counter can output $f_{SYS}/215$, $f_{SYS}/217$, $f_{SYS}/219$ and $f_{SYS}/221$. Selecting one of the outputs using WDMOD<WDTP1,WDTP0> generates a Watchdog interrupt and outputs watchdog timer out when an overflow occurs as shown in Figure 3.12.2.




Figure 3.12.2 Normal mode

The runaway detection result can also be connected to the Reset pin internally. In this case, the reset time will be between 22 and 29 states as shown in Figure 3.12.3.




Figure 3.12.3 Reset mode

3.12.2 Control registers

The watchdog timer WDT is controlled by two control registers WDMOD and WDCR.

- (1) Watch dog timer Mode Register (WDMOD)
- ① Setting the detection time for the watch dog timer in <WDTP1,WDTP0>

This 2-bit register is used for setting the watch dog timer interrupt time used when detecting runaway. After Reset, this register is initialized to WDMOD<WDTP1,WDTP0> = "00".

The detection times for WDT are shown in Figure 3.12.4.

② Watch dog timer Enable/Disable Control Register <WDTE>

After Reset, WDMOD<WDTE> is initialized to "1", enabling the watch dog timer.

To disable the watch dog timer, it is necessary to set this bit to "0" and to write the disable code (B1H) to the watch dog timer Control Register WDCR. This makes it difficult for the watch dog timer to be disabled by runaway.

However, it is possible to return the watch dog timer from the disabled state to the enabled state merely by setting <WDTE> to "1".

③ Watch dog timer out reset connection <RESCR>

This register is used to connect the output of the watch dog timer with the RESET terminal internally. Since WDMOD<RESCR>is initialized to "0" on Reset, a Reset by the watch dog timer will not be performed.

(2) Watch dog timer Control Register (WDCR)

This register is used to disable and clear the binary counter for the watch dog timer.

Disable control the watch dog timer can be disabled by clearing WDMOD<WDTE> to "0" and then writing the disable code (B1H) to the WDCR register.

```
WDMOD \leftarrow 0 - - - - - X X Clear WDMOD<WDTE>to "0". WDCR \leftarrow 1 0 1 1 0 0 0 1 Write the disable code (B1H).
```

Enable control

Set WDMOD<WDTE>to "1".

• Watch dog timer clear control

To clear the binary counter and cause counting to resume, write the clear code (4EH) to the WDCR register.

```
WDCR \leftarrow 0 \ 1 \ 0 \ 0 \ 1 \ 1 \ 1 \ 0 Write the clear code (4EH).
```

TOSHIBA




Figure 3.12.4 Watch dog timer mode register




Figure 3.12.5 Watch dog timer control register

TOSHIBA

3.12.3 Operation

The watch dog timer generates an INTWD interrupt when the detection time set in the WDMOD<WDTP1,WDTP0> has elapsed. The watch dog timer must be cleared "0" by software before an INTWD interrupt will be generated. If the CPU malfunctions (i.e. if runaway occurs) due to causes such as noise, but does not execute the instruction used to clear the binary counter, the binary counter will overflow and an INTWD interrupt will be generated. The CPU will detect malfunction (runaway) due to the INTWD interrupt and in this case it is possible to return to the CPU to normal operation by means of an anti-malfunction program.

The watch dog timer works immediately after reset.

The watch dog timer does not operate in IDLE1 or STOP mode, as the binary counter continues counting during bus release (When BUSAK goes Low).

When the device is in IDLE2 Mode, the operation of WDT depends on the WDMOD<I2WDT> setting. Ensure that WDMOD<I2WDT> is set before the device enters IDLE2 Mode.

Example: ① Clear the binary counter.

3.13 Real time clock (RTC)

3.13.1 Function description for RTC

- 1) Clock function (hour, minute, second)
- 2) Calendar function (month and day, day of the week, and leap year)
- 3) 24 or 12-hour (AM/PM) clock function
- 4) \pm 30 second adjustment function (by software)
- 5) Alarm function (Alarm output)
- 6) Alarm interrupt generate

3.13.2 Block diagram




Figure 3.13(1) RTC block diagram

(note1) The Christian era year column:

This product has year column toward only lower two columns. Therefore the next year in 99 works as 00 years. In system to use it, please manage upper two columns with the system side when handle year column in the Christian era.

(note2) Leap year:

A leap year is the year which is divisible with 4, but the year which there is exception, and is divisible with 100 is not a leap year. However, the year which is divisible with 400 is a leap year. But there is not this product for the correspondence to the above exception. Because there are only with the year which is divisible with 4 as a leap year, please cope with the system side if this function is problem.

3.13.3 Control registers

Table 3.13(1) PAGE 0 (Timer function) registers

| Symbol | Address | bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | Bit0 | Function | Read/Writ |
|--------|---------|------------|------------|-------------|-------------|------------|------------|------------|--------|---------------------------------|------------|
| SECR | 0320h | | 40 sec. | 20 sec. | 10 sec. | 8 sec. | 4 sec. | 2 sec. | 1 sec. | Second column | R/W |
| MINR | 0321h | | 40 min. | 20 min. | 10 min. | 8 min. | 4 min. | 2 min. | 1 min. | Minute column | R/W |
| HOURR | 0322h | | | 20 hours | 10 hours | 8 hours | 4 hours | 2 hours | 1 hour | Hour column | R/W |
| DAYR | 0323h | | | | | | W2 | W1 | W0 | Day of the week column | R/W |
| DATER | 0324h | | | Day 20 | Day 10 | Day 8 | Day 4 | Day 2 | Day 1 | Day column | R/W |
| MONTHR | 0325h | | | | Oct. | Aug. | Apr. | Feb. | Jan. | Month column | R/W |
| YEARR | 0326h | Year 80 | Year 40 | Year 20 | Year 10 | Year 8 | Year 4 | Year 2 | Year 1 | Year column (lower two columns) | R/W |
| PAGER | 0327h | INT ENA | | | ADJUST | ENATMR | ENAALM | | PAGE | PAGE register | W,R/W |
| RESTR | 0328h | DIS1HZ | DIS16HZ | RSTTMR | RSTALM | 0 | 0 | 0 | 0 | Reset register | Write only |

(note): As for SECR, MINR, HOURR, DAYR, MONTHR, YEER of PAGEO, current state is read when read it.

Table 3.13(2) PAGE 1(Alarm function) registers

| Symbol | Address | bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 | Function | Read/Write |
|--------|---------|------------|-------------|-------------|-------------|------------|------------|------------|------------|----------------------------------|------------|
| SECR | 0320h | | | | | | | | | | R/W |
| MINR | 0321h | | 40 min. | 20 min. | 10 min, | 8 min. | 4 min. | 2 min. | 1 min, | Minute column for Alarm | R/W |
| HOURR | 0322h | | | 20 hours | 10 hours | 8 hours | 4 hours | 2 hours | 1 hours | Hour column for Alarm | R/W |
| DAYR | 0323h | | | | | | W2 | W1 | W0 | Day of the week column for Alarm | R/W |
| DATER | 0324h | | | Day 20 | Day 10 | Day 8 | Day 4 | Day 2 | Day 1 | Day column for Alarm | R/W |
| MONTHR | 0325h | | | | | | | | 24/12 | 24-hour clock mode | R/W |
| YEARR | 0326h | | | | | | | LEAP 1 | LEAP 0 | Leap-year mode | R/W |
| PAGER | 0327h | INT ENA | | | ADJUST | ENATMR | ENAALM | | PAGE | PAGE register | W,R/W |
| RESTR | 0328h | DIS1HZ | DIS16H Z | RSTTM R | RSTAL M | | Always | '0' write | | Reset register | Write only |

50 sec.

59 sec.

3.13.4 Detailed explanation of control register

RTC is not initialized by reset.

Therefore, all registers must be initialized at the beginning of the program.

(1) Second column register (for PAGE0 only)

| SECR |
|---------|
| (0320H) |

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|-------------|--------------|---------|-------------------|------------------|------------------|------------------|-----------------|-----------------|--|
| bit Symbol | | SE6 | SE5 | SE4 | SE3 | SE2 | SE1 | SE0 | |
| Read/Write | | | | | R/W | | | | |
| After reset | | | Undefined | | | | | | |
| Function | "0" is read. | 40 sec. | 20 sec. Column | 10sec. Column | 8 sec. column | 4 sec. column | 2sec. column | 1sec. column | |



| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 sec. |
|---|---|---|---|---|---|---|---------|
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 sec. |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | 2 sec. |
| 0 | 0 | 0 | 0 | 1 | 0 | 0 | 4 sec. |
| 0 | 0 | 0 | 0 | 1 | 0 | 1 | 5 sec. |
| 0 | 0 | 0 | 0 | 1 | 1 | 0 | 6 sec. |
| 0 | 0 | 0 | 0 | 1 | 1 | 1 | 7 sec. |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 8 sec. |
| 0 | 0 | 0 | 1 | 0 | 0 | 1 | 9 sec. |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 10 sec. |
| | | | | | | | |
| 0 | 0 | 1 | 1 | 0 | 0 | 1 | 19 sec. |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 20 sec. |
| | | | | | | | |
| 0 | 1 | 0 | 1 | 0 | 0 | 1 | 29 sec. |
| 0 | 1 | 1 | 0 | 0 | 0 | 0 | 30 sec. |
| | • | | | • | | • | • |
| 0 | 1 | 1 | 1 | 0 | 0 | 1 | 39 sec. |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 40 sec. |
| | | | | | | | |
| 1 | 0 | 0 | 1 | 0 | 0 | 1 | 49 sec |

0

0

0

(2) Minute column register (for PAGE0/1)

MINR (0321H)

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | |
|-------------|--------------|-------------------|------------------|------------------|------------------|------------------|------------------|-----------------|--|--|--|--|
| bit Symbol | | MI6 | MI5 | MI4 | MI3 | MI2 | MI1 | MI0 | | | | |
| Read/Write | | | R/W | | | | | | | | | |
| After reset | | | Undefined | | | | | | | | | |
| Function | "0" is read. | 40 min, column | 20min, column | 10min, column | 8 min. column | 4 min. column | 2 min, column | 1min, column | | | | |



| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 min. |
|---|---|---|---|---|---|---|---------|
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 min. |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | 2 min. |
| 0 | 0 | 0 | 0 | 0 | 1 | 1 | 3 min. |
| 0 | 0 | 0 | 0 | 1 | 0 | 0 | 4 min. |
| 0 | 0 | 0 | 0 | 1 | 0 | 1 | 5 min. |
| 0 | 0 | 0 | 0 | 1 | 1 | 0 | 6 min. |
| 0 | 0 | 0 | 0 | 1 | 1 | 1 | 7 min. |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 8 min. |
| 0 | 0 | 0 | 1 | 0 | 0 | 1 | 9 min. |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 10 min. |
| | | | | | | | |
| 0 | 0 | 1 | 1 | 0 | 0 | 1 | 19 min. |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 20 min. |
| | | | | | | | |
| 0 | 1 | 0 | 1 | 0 | 0 | 1 | 29 min. |
| 0 | 1 | 1 | 0 | 0 | 0 | 0 | 30 min. |
| | | | | | | | |

| 0 | 1 | 1 | 1 | 0 | 0 | 1 | 39 min. |
|---|---|---|---|---|---|---|--------------------|
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 39 min. 40 min. |
| | | | | | | | |
| 1 | 0 | 0 | 1 | 0 | 0 | 1 | 49 min. 50 min. |
| 1 | 0 | 1 | 0 | 0 | 0 | 0 | 50 min. |
| | | | | | | | |
| 1 | 0 | 1 | 1 | 0 | 0 | 1 | 59 min. |

TOSHIBA

(3) Hour column register (for PAGE0/1)

In case of 24-hour clock mode (MONTHR<MO0>='1') of PAGE1

| H | Ю | UF | RR |
|---|-----|----|----|
| (| 0.3 | 22 | H) |

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|-------------|--------|-------|-------------------|-------------------|------------------|------------------|------------------|------------------|--|
| bit Symbol | | | HO5 | HO4 | НО3 | HO2 | HO1 | HO0 | |
| Read/Write | | | R/W | | | | | | |
| After reset | | | Undefined | | | | | | |
| Function | "0" is | read. | 20 hour column | 10 hour column | 8 hour column | 4 hour column | 2 hour column | 1 hour column | |



| 0 | 0 | 0 | 0 | 0 | 0 | 0 o'clock |
|---|---|---|---|---|---|-----------|
| 0 | 0 | 0 | 0 | 0 | 1 | 1 o'clock |
| 0 | 0 | 0 | 0 | 1 | 0 | 2 o'clock |

| | 0 | 0 | 1 | 0 | 0 | 0 | 8 o'clock |
|---|---|---|---|---|---|---|------------|
| I | 0 | 0 | 1 | 0 | 0 | 1 | 9 o'clock |
| | 0 | 1 | 0 | 0 | 0 | 0 | 10 o'clock |

| 0 | 1 | 1 | 0 | 0 | 1 | 19 o'clock |
|---|---|---|---|---|---|------------|
| 1 | 0 | 0 | 0 | 0 | 0 | 20 o'clock |

| 1 | 0 | 0 | 0 | 1 | 1 | 23 o'clock |
|---|---|---|---|---|---|------------|

In case of 12-hour clock mode (MONTHR<MO0>='0') of PAGE1

HOURR (0322H)

| ĺ | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
|---|-------------|--------------|---|-------|---------|------------------|---------------|---------------|--------|--|--|
| | bit Symbol | | | HO5 | HO4 | НО3 | НО2 | HO1 | HO0 | | |
| | Read/Write | | | R/W | | | | | | | |
| | After reset | | | | | | | | | | |
| | Function | "0" is read. | | PM/ĀM | 10 hour | 8 hour column | 4 hour column | 2 hour column | 1 hour | | |



| 0 | 0 | 0 | 0 | 0 | 0 | 0 o'clock (AM) |
|---|---|---|---|---|---|-------------------|
| 0 | 0 | 0 | 0 | 0 | 1 | 1 o'clock |
| 0 | 0 | 0 | 0 | 1 | 0 | 2 o'clock |
| 0 | 0 | 1 | 0 | 0 | 1 | 9 o'clock |
| 0 | 1 | 0 | 0 | 0 | 0 | 10 o'clock |
| 0 | 1 | 0 | 0 | 0 | 1 | 11 o'clock |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 o'clock (PM) |
| 1 | 0 | 0 | 0 | 0 | 1 | 1 o'clock |

(4) Day of the week column register (for PAGE0/1)

| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---------|-------------|---|---|--------------|---|---|-----|-----------|-----|
| DAYR | bit Symbol | | | | | | WE2 | WE1 | WE0 |
| (0323H) | Read/Write | | | | | | | R/W | |
| | After reset | | | | | | | Undefined | |
| | Function | | | "0" is read. | | | W2 | W1 | W0 |

1

| 0 | 0 | 0 | Sunday |
|---|---|---|-----------|
| 0 | 0 | 1 | Monday |
| 0 | 1 | 0 | Tuesday |
| 0 | 1 | 1 | Wednesday |
| 1 | 0 | 0 | Thursday |
| 1 | 0 | 1 | Friday |
| 1 | 1 | 0 | Saturday |

(5) Day column register (for PAGE0/1)

5 2 6 4 3 0 DATER DA5 DA4 DA3 bit Symbol DA2 DA1 DA0 (0324H) Read/Write R/W After reset Undefined "0" is read. Day 20 Day 10 Day 8 Day 4 Day 1 Function Day 2



| 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|---|---|---|---|---|---|---------------------|
| 0 | 0 | 0 | 0 | 0 | 1 | 1 st day |
| 0 | 0 | 0 | 0 | 1 | 0 | 2 nd day |
| 0 | 0 | 0 | 0 | 1 | 1 | 3 rd day |
| 0 | 0 | 0 | 1 | 0 | 0 | 4 th day |

| 0 | 0 | 1 | 0 | 0 | 1 | 9 th day |
|---|---|---|---|---|---|----------------------|
| 0 | 1 | 0 | 0 | 0 | 0 | 10 th day |
| 0 | 1 | 0 | 0 | 0 | 1 | 11 th day |

| 0 | 1 | 1 | 0 | 0 | 1 | 19 th day |
|---|---|---|---|---|---|----------------------|
| 1 | 0 | 0 | 0 | 0 | 0 | 20 th day |

| 1 | 0 | 1 | 0 | 0 | 1 | 29 th day |
|---|---|---|---|---|---|----------------------|
| 1 | 1 | 0 | 0 | 0 | 0 | 30 th day |
| 1 | 1 | 0 | 0 | 0 | 1 | 31 st day |

(6) Month column register (for PAGE0 only)

| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---------|-------------|---|--------------|---|-----------|----------|-----------|----------|---------|
| | bit Symbol | | | | MO4 | МО3 | MO2 | MO1 | MO0 |
| (0325H) | Read/Write | | | | R/W | | | | |
| | After reset | | | | | 1 | Undefined | | |
| | Function | , | "0" is read. | | 10 months | 8 months | 4 months | 2 months | 1 month |

1

| - | 1 | | | | 1 |
|---|---|---|---|---|-----------|
| 0 | 0 | 0 | 0 | 1 | January |
| 0 | 0 | 0 | 1 | 0 | February |
| 0 | 0 | 0 | 1 | 1 | March |
| 0 | 0 | 1 | 0 | 0 | April |
| 0 | 0 | 1 | 0 | 1 | May |
| 0 | 0 | 1 | 1 | 0 | June |
| 0 | 0 | 1 | 1 | 1 | July |
| 0 | 1 | 0 | 0 | 0 | August |
| 0 | 1 | 0 | 0 | 1 | September |
| 1 | 0 | 0 | 0 | 0 | October |
| 1 | 0 | 0 | 0 | 1 | November |
| 1 | 0 | 0 | 1 | 0 | December |

(7) Select 24-hour clock or 12-hour clock (for PAGE1 only)

3 5 4 2 6 0 MONTHR (0325H) bit Symbol MO0 Read/Write R/W After reset Undefined 1:24-hour Function "0" is read. 0:12-hour

(8) Year column register (for PAGE0 only)

| YEARR | |
|---------|--|
| (0326H) | |

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|-------------|----------|-----------|----------|----------|---------|---------|---------|--------|--|
| bit Symbol | YE7 | YE6 | YE5 | YE4 | YE3 | YE2 | YE1 | YE0 | |
| Read/Write | | | | | | | | | |
| After reset | | Undefined | | | | | | | |
| Function | 80 Years | 40 Years | 20 Years | 10 Years | 8 Years | 4 Years | 2 Years | 1 Year | |



| 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 99 year |
|---|---|---|---|---|---|---|---|--------------------|
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 year |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 01 year |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 02 year |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 03 year |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 04 year 05 year |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 05 year |

(9) Leap-year register (for PAGE1 only)

YEARR (0326H)

| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|-------------|---|---|--------|-------|---|---|------------------------------------------------------------------------------------------------|---------------------------------------------|
| ₹ | bit Symbol | | | | | | | LEAP1 | LEAP0 |
|) | Read/Write | | | | | | | R/ | W |
| | After reset | | | | | | | Unde | fined |
| | Function | | | "0" is | read. | | | 00:leap-year 01: one year leap-ye 10:two year leap-yea 11:three yea leap-yea | r after ar s after ur urs after |




| 0 | 0 | Current year is |
|---|---|-------------------------|
| U | U | leap-year |
| 0 | 1 | Present is next year of |
| 0 | 1 | a leap year |
| 1 | 0 | Present is two years |
| 1 | | after a leap year |
| 1 | 1 | Present is three |
| 1 | 1 | years after leap year |

(10) PAGE register setting (for PAGE0/1)

| , | | | | | | | | | | 1 | |
|-------------------------------------------------------------------------------------------------------|-------------|---------------------------------------------|--------|----------|----------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------|-----------------|----------------|---|--|
| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| PAGER (0327H) | bit Symbol | INTENA | | | ADJUST | ENATMR | ENAALM | | PAGE | | |
| | Read/Write | R/W | | | W | R/ | W | | R/W | | |
| | After reset | 0 | | | | Unde | fined | | Undefined | | |
| | Function | Note: Interrupt 1:ENABLE 0:DISABLE | "0" is | read. | 1:ADJUST | TIMER 1:ENABLE 0:DISABLE | ALARM 1:ENABLE 0:DISABLE | "0" is read. | PAGE select | | |
| Prohibit Read Modify Write (note): Set order below. EX.) Clock setting/Alarm setting O Select Page0 | | | | | | | | | ect Page0 | | |
| Clock/Alarm enable Id (pager),0ch interrupt enable Id (pager),8ch | | | | \ | | | | | ect Page1 | | |
| | | | | | of m | Adjust sec. counter. When set the this bit to "1" the sec. counter become to "0" when the value of sec. counter is 0 – 29. And in case that value of sec. counter is 30-59, min. counter is carried and become sec. counter to "0". (PAGE0 only) | | | | | |

(11) Reset register setting (for PAGE0/1)



TOSHIBA

3.13.5 Operational description

(1) Reading timer data

There is the case which reads wrong data when carry of the inside counter happens during the operation which timer data reads. Therefore, please read two times with the following way for reading correct data.





Figure 3.13(2) Flowchart of timer data read

As shown in figure 3.13(2), confirm the data by reading twice and compare them in case reading timer data. If it happen to take up a digit, the comparing result becomes incorrect. Therefore, It should be read data again.

Readout of timer data that used /ALARM output

Timer data can be read with rising edge of /ALARM output by detecting /ALARM='1' with interrupt routine of INTRTC of 1 Hz



The reason why read a timer of RTC after reading PORT in interrupt routine of /ALARM=1 is that carry of RTC timer occurs with rising edge of pulse period of 1 Hz. By reading timer during 0.5second after carry happening, right data (a timer value) can be read.

Figuire3.11(3) Read out of the timer table used /ALARM output

(2) Writing timer data

When there is carry on the way of write operation, expecting data can not be wrote exactly.

Therefore, in order to write in data exactly please follow the below way.

Reset for a divider

Inside of RTC, there is 15-stage divider which generates 1Hz clock from 32,768KHz. Carry of a timer is not done for one second when reset this divider. So write in data during this interval.




Figure 3.13(4) Flowchart of data write

Disabling the timer

Carry of a timer is prohibited when write '0' to PAGER<ENATMR> and can prevent malfunction by CLOCK HOLD circuit. During a timer prohibited, CLOCK HOLD circuit holds one sec. carry signal which is generated from divider. After becoming timer enable state, output the carry signal to timer and revise time and continue operation. However, timer is late when timer disabling state continues for one second or more. During timer disabling, pay attention with system power is downed. In this case the timer is stopped and time is delayed.

Since CLOCK HOLD circuit is not initialized by external /RESET, a second counter may added 1 or 2 sec at the case of only after power-supply is ON. To avoid it, the below is recommended setting flow.

- 0) Power-supply is ON
- 1) Reset timer (Write "1" to RESTR<RSTTMR>); clear 15-stage divider for 1Hz clock
- 2) Start Timer (Write "1" to PAGER<ENATMR>); initialize CLOCK HOLD circuit: Dummy setting
- 3) Stop Timer (Write "0" to PAGER<ENATMR>); Dummy setting
- 4) Set Time
- 5) Reset timer (Write "1" to RESTR<RSTTMR>); clear 15-stage divider for 1Hz clock
- 6) Start Timer (Write "1" to PAGER<ENATMR>)




Figure 3.13(5) Flowchart of timer disable

Explanation of the alarm function

Can use alarm function by setting of register of PAGE1 and output either of three signal from /ALARM pin as follows.

- (1) In accordance of alarm register and the timer, output '0'.
- (2) Output clock of 1Hz.
- (3) Output clock of 16Hz.

(1) In accordance of alarm register and a timer, output '0'.

When value of a timer of PAGE0 accorded with alarm register of PAGE1 with a state of PAGER<ENAALM>='1', output '0' to /ALARM pin and occur INTRTC.

Follows are ways using alarm.

Initialization of alarm is done by writing in '1' at RESTR<RSTALM>, setting value of all alarm becomes don't care. In this case, always accorded with value of a timer and occur INTRTC interrupt if PAGER<ENAALM> is '1'.

Setting alarm min., alarm hour, alarm day and alarm the day week is done by writing in data at each register of PAGE1.

When all setting contents accorded, RTC generates INTRTC interrupt, if PAGER<ENAALM> is '1'. However, contents (don't care state) which does not set it up is considered to always accord.

The contents which set it up once, cannot be returned to don't care state in independence. Initialization of alarm and resetting of alarm register are necessary.

Follows are example program at outputting alarm in noon (PM12:00) every day

| LD | (PAGER),09H | ; Alarm disable, setting PAGE1 |
|----|--------------|--------------------------------|
| LD | (RESTR),D0H | ; Alarm initialize |
| LD | (MONTHR),01H | ; 24-hour clock mode |
| LD | (HOURR),12H | ; setting 12 o'clock |
| LD | (MINR),00H | ; setting 00 min. |
| LD | (PAGER),0CH | ; Alarm enable |

(2) When output clock of 1Hz

RTC outputs clock of 1Hz to /ALARM pin by setting up PAGER<ENAALM>='0', RESTR<DIS1HZ>='0', DIS16HZ>='1'. And RTC generates INTRC interrupt by falling edge of the clock.

(3) When output clock of 16Hz

RTC outputs clock of 16Hz to /ALARM pin by setting up PAGER<ENAALM>='0', RESTR<DIS1HZ>='1', <DIS16HZ>='0'. And RTC generates INTRC interrupt by falling edge of the clock.

3.14 LCD driver controller (LCDC)

The TMP91C815F incorporates two types liquid crystal display driving circuit for controlling LCD driver LSI.

One circuit handles a RAM build-in type LCD driver that can store display data in the LCD driver in itself, and the other circuit handles a shift-register type LCD driver that must serially transfer the display data to LCD driver for each display picture.

• Shift-register type LCD driver control mode (SR mode)

Set the mode of operation, start address of source data save memory and LCD size to control register before setting start register.

After set start register LCDC outputs bus release request to CPU and read data from source memory. After that LCDC transmits data of volume of LCD size to external LCD driver through data bus.

At this time, control signals (DIBSCP etc.) connected LCD driver output specified waveform synchronize with data transmission.

After finish data transmission, LCDC cancels the bus release request and CPU will re-start.

• RAM built-in type LCD driver control mode (RAM mode)

Data transmission to LCD driver is executed by move instruction of CPU.

After setting mode of operation to control register, when move instruction of CPU is executed LCDC outputs chip select signal to LCD driver connected to the outside from control pin

(D1BSCP etc.) . Therefore control of data transmission numbers corresponding to LCD size is controlled by instruction of CPU.

3.14.1 Feature of LCDC of each mode

Each feature and operation of pin is as follows.

Table 3.14.1 Feature of LCDC of each mode

| | | Shift- register type LCD driver | RAM built-in type LCD driver | | |
|------------------|-----------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------|--|--|
| | | control mode | control mode | | |
| | aber of picture can be handled | Common(row):64,68,80,100,120, 128,144,160,200,240 segment(column):32,64,80,120,128, 160,240,320,360 | There is not a limitation | | |
| Transfer | data bus width | 8bit,4bit,1bit selectable | 8bit fixed | | |
| | nsfer rate [=16[MHz]) | 250ns/1byte @BYTE mode 375ns/1byte @NIBBLE mode 1125ns/1byte @BIT mode | | | |
| External pins | Data Bus: (D7 ~ D0) | Data bus; Connect with DI pin of column driver. Upper 7 pins do not use in BIT mode and upper 4 pins do not use in NIBBLE mode. | Data bus; Connect with DB pin of column/row driver. | | |
| | Write Strobe: (/WR) | not used | Write strobe; Connect with /WR pin of column/row driver. | | |
| | Address Bus: (A0) | not used | Address 0; Connect with D/I pin of column driver. When A0=1 data bus value means display data, when A0=0 data bus means instruction data. | | |
| | Shift Clock Pulse: (D1BSCP) | Shift clock pulse; Connect with SCP pin of column driver. LCD driver latches data bus value by falling edge of this pin. | Chip enable for column driver 1; Connect with /CE pin of column driver 1. | | |
| | Latch Pulse: (D2BLP) | Latch pulse output; Connect with LP pin of row driver. Display data is latched in output buffer in LCD driver by rising edge of this pin. | Chip enable for column driver 2; Connect with /CE pin of column driver 2. | | |
| | Frame: (D3BFR) | LCD frame output; Connect with FR pin of column/row driver. | Chip enable for column driver 3; Connect with /CE pin of column driver 3. | | |
| | Cascade Pulse: (DLEBCD) | Cascade pulse output; Connect with DIO1 pin of row driver. This pin outputs 1 shot pulse by every D3BFR pin changes. | Chip enable for row driver; Connect with /LE pin of row driver. | | |
| | Display Off: (/DOFF) | Display off output; Connect with /DSPC "L" means display off and "H" me | | | |

3.14.2 Block Diagram




Figure 3.14.1 LCDC Block Diagram

TOSHIBA

3.14.3 Control registers

LCDSAL Register

LCDSAL (0360H)

| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|-------------|-----------|-------------|--------------|------------|---|---------|---------|--------|
| . | bit Symbol | SAL15 | SAL14 | SAL13 | SAL12 | | | | MODE |
| | Read/Write | R/W | R/W | R/W | R/W | | | | R/W |
| | After reset | 0 | 0 | 0 | 0 | | | | 0 |
| | | | SR n | node | | | Always | Always | Mode |
| | Function | Display ı | memory addi | ress (Low: A | 15 to A12) | | write 0 | write 0 | select |
| | Function | | | | | | | | 0: RAM |
| | | | | | | | | | 1: SR |

LCDSAH Register

LCDSAH (0361H)

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
|-------------|---------------------------------------------------|-------|-------|-------|-------|-------|-------|-------|--|--|
| bit Symbol | SAL23 | SAL22 | SAL21 | SAL20 | SAL19 | SAL18 | SAL17 | SAL16 | | |
| Read/Write | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | | |
| After reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | |
| Function | SR mode Display memory address (High: A23 to A16) | | | | | | | | | |

LCDSIZE Register

LCDSIZE (0362H)

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------|-----------------------------------------------------------------------------|------------------------------|--------------------------|-----------|-----------------------------------------------------------------------|------------------------------|-------------------|------|
| bit Symbol | СОМЗ | COM2 | OM2 COM1 COM0 | | SEG3 | SEG2 | SEG1 | SEG0 |
| Read/Write | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| After reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Function | CD commo 0000 : 64 0001 : 68 0010 : 80 0011 : 100 0100 : 120 | 0110 : 0 0111 : 1000 : | 128 144 160 200 | : reserve | LCD segme 0000: 32 0001: 64 0010: 80 0011:120 0100:128 | 0110 : 0 0111 : 1000 : | 160 240 320 | |

(note) BIT mode can not select in 240 common number.

LCDCTL Register

LCDCTL (0363H)

| 1 | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|-------------|---------|----------|----------|----------------|------------|---------------|-----------------|-----------|
| | bit Symbol | LCDON | - | - | BUS1 | BUS0 | MMULCD | FP8 | START |
| | Read/Write | R/W | | | R/W | R/W | R/W | R/W | R/W |
| | After reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | | /DOFF | Write"0" | Write"0" | Data bus width | | TYPE | Setting bit8 | Start |
| | | (SR,RAM | | | (SR mode) | | selection | for f FP | control |
| | Function | mode) | | | 00: 8bit(B) | TE mode) | LCDD (build | | (SR mode) |
| | Function | | | | 01: 4bit(NI | BBLE mode) | in RAM) | | |
| | | 0:OFF | | | 10: 1bit(E | BIT mode) | 0: sequential | | 0:STOP |
| | | 1:ON | | | | | 1:random | | 1:START |

Note1: There is a limitation about to set LCDSAH and LCDSAL start address.

It prohibit to set A13 carry to A14 by all 1-frame data transmit.

Ex. : In case 240(Row)*360(Column): 2a30 bytes

Start address of LCDC: SAL15-SAL12=0000 or 0001;

Note2: Initial incriminator's address(LSB 14bit) for LCDC DMA is 0000(hex).

TOSHIBA

LCDFFP register

LCDFFP (0364H)

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | |
|-------------|-----|----------------------------------|-----|-----|-----|-----|-----|-----|--|--|--|--|
| bit Symbol | FP7 | FP6 | FP5 | FP4 | FP3 | FP2 | FP1 | FP0 | | | | |
| Read/Write | | R/W | | | | | | | | | | |
| After reset | | 0 | | | | | | | | | | |
| Function | | Setting bit7 – 0 for f FP | | | | | | | | | | |

LCDC0L/LCDC0H/LCDC1L/LCDC1H/LCDC2L/LCDC2H/LCDR0L/LCDR0H Register

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | |
|-------------|----------------------------------------------------|----------------------------------------------------|----|----|----|----|----|----|--|--|--|--|
| bit Symbol | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | | | | |
| Read/Write | | Depend on the specification of external LCD driver | | | | | | | | | | |
| After reset | | Depend on the specification of external LCD driver | | | | | | | | | | |
| Function | Depend on the specification of external LCD driver | | | | | | | | | | | |

These registers do not exist on TMP91C815F. These are image for instruction registers and display registers of external RAM built-in sequential access type LCD driver.

Address as table 3.14.2 is assigned to these registers, and the following chip enable pin becomes active when accesses corresponding address.

And, the area of these address is external area, so /RD,/WR terminal becomes active by external access .table 3.14.3 shows the address map in the case of controlling RAM built-in random access type LCD driver.

The explanation part of MMU circuit also explains this. This setup is performed by LCDCTL <MMULCD>.

table 3.14.2 Memory mapping for built-in RAM sequential access type.

| Register | Address | Pur | Chip enable | A0 | |
|----------|---------|-------------------|--------------|----------|---|
| | | Sequential | terminal | terminal | |
| LCDC1L | 0FE0H | RAM built-in type | Instruction | D1BSCP | 0 |
| LCDC1H | 0FE1H | driver 1 | Display data | | 1 |
| LCDC2L | 0FE2H | RAM built-in type | Instruction | D2BLP | 0 |
| LCDC2H | 0FE3H | driver 2 | Display data | | 1 |
| LCDC3L | 0FE4H | RAM built-in type | Instruction | D3BFR | 0 |
| LCDC3H | 0FE5H | driver 3 | Display data | | 1 |
| LCDR1L | 0FE6H | RAM built-in type | Instruction | DLEBCD | 0 |
| LCDR1H | 0FE7H | driver | Display data | | 1 |

table 3.14.3 Memory mapping for built-in RAM random access type

| Address | Purpose Random access type | Chip enable terminal |
|---------------------|-------------------------------|----------------------|
| 3C0000H~ 3CFFFFH | RAM built-in type driver 1 | D1BSCP |
| 3D0000H~ 3DFFFFH | RAM built-in type driver 2 | D2BLP |
| 3E0000H~ 3EFFFFH | RAM built-in type driver 3 | D3BFR |
| 3F0000H~ 3FFFFFH | RAM built-in type driver 4 | DLEBCD |

note1: We call built-in RAM sequential access type LCD driver that use register to access to display-ram without address.(Ex. T6B65A,T6C84 etc: mar/2000)

We call built-in RAM random access type LCD driver that is same method to access to SRAM.(Ex.T6C23,T6K01 etc: mar/2000)

3.14.4 Shift- register type LCD driver control mode (SR mode)

Set the mode of operation, start address of source data save memory and LCD size to control registers before setting start register.

After set start register LCDC outputs bus release request to CPU and read data from source memory.

After that LCDC transmits data of volume of LCD size to external LCD driver through data bus .

At this time, control signals (DIBSCP etc.) connected LCD driver output specified waveform synchronize with data transmission.

After finish data transmission, LCDC cancels the bus release request and CPU will re-start.

LCDC timing figure in the case of 240segx120com and BYTE mode is shown in table 3.14.4.

The table of $t_{LP}(D2BLP \text{ pin cycle})$ by the number of segments and the common number and CPU stop time / stop ratio are shown in figure 3.14.4. And, f FP(frame frequency) by the common number is shown in table 3.14.4.

Moreover, the example of a 240segx120com LCD driver connection circuit is shown in figure 3.14.5.

TOSHIBA TMP91C815

3.14.4.1 Settlement of Frame frequency function

TMP91C815 defines so-called frame period (refresh interval for LCD panel) by the value set in fFP[8:0] . DLEBCD pin outputs pulse every frame period. DLEBFR pin usually outputs the signal inverts polarity every frame period.

Basic Frame period; DLEBCD signal, is made according to the resister fFP[8:0] setting mentioned before. However this fFP[8:0] setting is generally equal to common number, frame period can be corrected by increasing fFP[8:0] with ease.

The equation can calculate frame period.

Frame period = LCDCK / (D x fFP) [Hz] D: constant for each common(table 3.14.4)

FFP: setting of fFP[8:0] resister LCDCK: source clock of LCD (low clock is usually selected)

Please select the value of fFP[8:0] as the frame period you want to set in thetable 3.14.4.

(Note): Please make the value set to fFP[8:0] into the following range.

COM(common number) FR 320

(EX.1): In the case where frame period is set to 72.10Hz by 240coms.

fFP = 240(COM) + 63 = 303 = 12FH (by table 3.14.4)

Therefore, LCDCTL<FP8> = 1 and LCDFFP<FP7: 0> = 2FH are set up.

TOSHIBA

3.14.4.2 Timer Out LCDCK

LCD source clock (LCDCK) can select low frequency (XT1,XT2 :32.768[KHz]) or timer out (TA3OUT) outputs from internal TMRA23.

(EX.2) : Here indicates the method that frame period is set 70[Hz] by selecting TA3OUT for source clock of LCD .(fc = 6[MHz], 120COM)

The next equation calculates frame period.

Frame period = $1 / (t_LP x fFP)$ [Hz]

t_LP: The period of D2BLP

Source clock for LCDC defines as XT[Hz] and then this t_LP represents

$$t_P = D / XT$$

D: the value is 3.5 at 120COM

Therefore if you set the frame period at 70[Hz] under 120 COM,

$$XT = 120 \times 3.5 \times 70$$

= 29400[Hz]

XT should be above value.

In order to make XT=29400[Hz] under fc= 6[MHz]with T1 of timer3,

$$1 / XT = (ta3reg) \times 2 / (fc \times 8) [s]$$

(ta3reg): the value of timer resister

in short,
$$XT = 8 / (fc \times (ta3reg) \times 2)$$
 [Hz]

However (ta3reg) is 12.75 after calculate, it's impossible to set the value under a decimal point.

So if (ta3reg) is set 0CH, XT = 31250 [Hz]. And because of D=3.5,

Frame period =
$$31250 / (120 \times 3.5)$$

$$= 74.404 [Hz]$$

Further if fFP is 127(COM+7) with correction,

Frame period =
$$31250 / (127 \times 3.5)$$

$$= 70.30...[Hz]$$

(Reference): To maintain quality for display, please refer to following value for each gray scale.

(You have to use settlement of frame frequency function , frame invert adjustment function and timer out LCDCK .)

Monochrome: Frame period =70[Hz]




figure 3.14.2 Timing diagram for SR mode




figure 3.14.3 Timing diagram for SR mode (detail)

| | | 64 | 68 | 80 | 100 | 120 | 128 | 144 | 160 | 200 | 240 | unit | | | |
|-----------|--------------------------|-------|-------|-------|-------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|------|------|------|------|------|--|--|--|
| | | com | com | com | com | com | com | com | com | com | com | | | | |
| XT number | er of counts for g: D | 6.5 | 6 | 5 | 4 | 3.5 | 3 | 2.5 | 2.5 | 2 | 1.5 | | | | |
| TLP | | 198.4 | 183.1 | 152.6 | 122.1 | 106.8 | 91.6 | 76.3 | 76.3 | 61.0 | 45.8 | us | | | |
| 32seg | Тѕтор | | | | | 1. | .0 | | | | | us | | | |
| 323Cg | CPU stop rate | 0.5 | 0.5 | 0.7 | 0.8 | 0.9 | 0.9 | 1.1 | 1.3 | 1.6 | 1.6 | % | | | |
| 64seg | Тѕтор | | | | | 2. | .0 | | | | | us | | | |
| 04seg | CPU stop rate | 1.0 | 1.0 | 1.3 | 1.6 | 1.9 | 1.9 | 2.2 | 2.6 | 3.3 | 3.3 | % | | | |
| 80seg | Тѕтор | | | | | 1.9 1.9 2.2 2.6 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 | | | | | | | | | |
| ouseg | CPU stop rate | 1.3 | 1.3 | 1.6 | 2.0 | 2.3 | 2.3 | 2.7 | 3.3 | 4.1 | 4.1 | % | | | |
| 120seg | Тѕтор | 3.75 | | | | | | | | | | | | | |
| 1208Cg | CPU stop rate | 1.9 | 1.9 | 2.5 | 3.1 | 3.5 | 3.5 | 4.1 | 4.9 | 6.1 | 6.1 | % | | | |
| 128seg | Тѕтор | | 4.0 | | | | | | | | | us | | | |
| 1208Cg | CPU stop rate | 2.0 | 2.0 | 2.6 | 3.3 | 3.7 | 3.7 | 4.4 | 5.2 | 6.6 | 6.6 | % | | | |
| 160seg | Тѕтор | | | | | 5. | .0 | | | | | us | | | |
| Tooseg | CPU stop rate | 2.5 | 2.5 | 3.3 | 4.1 | 4.7 | 4.7 | 5.5 | 6.6 | 8.2 | 8.2 | % | | | |
| 240seg | Тѕтор | | | | | 7. | .5 | | | | | us | | | |
| 2408Cg | CPU stop rate | 3.8 | 3.8 | 4.9 | 6.1 | 7.0 | 7.0 | 8.2 | 9.8 | 12.3 | 12.3 | % | | | |
| 320seg | Тѕтор | | | | | 10 | 0.0 | | | | | us | | | |
| 3208Cg | CPU stop rate | 5.0 | 5.0 | 6.6 | 8.2 | 9.4 | 9.4 | 10.9 | 13.1 | 16.4 | 16.4 | % | | | |
| 360seg | Тѕтор | 11.25 | | | | | | | | | | | | | |
| Juoseg | CPU stop rate | 5.7 | 5.7 | 7.4 | 9.2 | 10.5 | 10.5 | 12.3 | 14.7 | 18.4 | 18.4 | % | | | |

table 3.14.4 Performance listing for each segment and common number

(note1): The above time distance are value which used $f_{FPH}=16[MHz], f_s=32.768[KHz]$.

(note2): CPU stop time tSTOP: A value is value when reading a transmitting memory by 0WAIT in the BYTE mode. The value becomes x1.5 in NIBLE mode and X4.5 in BIT mode. The time required to the transmission start accompanied by bus opening demand is not included in the above-mentioned numerical value.

(note3):The following equation can calculate tLP listed below.

tLP = D / 32768 [sec]

(ex) If the row is 240 and D = 1.5 by the above table




figure 3.14.4 Stop time and BUS occupation rate of CPU

table 3.14.5 f_{FP} table for each common number. (1/2)

| D | 6.5 | 6 | 5 | 4 | 3.5 | 3 | 2.5 | 2.5 | 2 | 1.5 |
|--------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|
| COM | 64 | 68 | 80 | 100 | 120 | 128 | 144 | 160 | 200 | 240 |
| COM+0 | 78.77 | 80.31 | 81.92 | 81.92 | 78.02 | 85.33 | 91.02 | 81.92 | 81.92 | 91.02 |
| COM+1 | 77.56 | 79.15 | 80.91 | 81.11 | 77.37 | 84.67 | 90.39 | 81.41 | 81.51 | 90.64 |
| COM | 76.38 | 78.02 | 79.92 | 80.31 | 76.74 | 84.02 | 89.78 | 80.91 | 81.11 | 90.27 |
| COM | 75.24 | 76.92 | 78.96 | 79.53 | 76.12 | 83.38 | 89.16 | 80.41 | 80.71 | 89.90 |
| COM | 74.14 | 75.85 | 78.02 | 78.77 | 75.50 | 82.75 | 88.56 | 79.92 | 80.31 | 89.53 |
| COM | 73.06 | 74.81 | 77.10 | 78.02 | 74.90 | 82.13 | 87.97 | 79.44 | 79.92 | 89.16 |
| COM | 72.02 | 73.80 | 76.20 | 77.28 | 74.30 | 81.51 | 87.38 | 78.96 | 79.53 | 88.80 |
| COM | 71.00 | 72.82 | 75.33 | 76.56 | 73.72 | 80.91 | 86.80 | 78.49 | 79.15 | 88.44 |
| COM | 70.02 | 71.86 | 74.47 | 75.85 | 73.14 | 80.31 | 86.23 | 78.02 | 78.77 | 88.09 |
| COM | 69.06 | 70.93 | 73.64 | 75.16 | 72.58 | 79.73 | 85.67 | 77.56 | 78.39 | 87.73 |
| COM+10 | 68.12 | 70.02 | 72.82 | 74.47 | 72.02 | 79.15 | 85.11 | 77.10 | 78.02 | 87.38 |
| COM | 67.22 | 69.13 | 72.02 | 73.80 | 71.47 | 78.58 | 84.56 | 76.65 | 77.65 | 87.03 |
| COM | 66.33 | 68.27 | 71.23 | 73.14 | 70.93 | 78.02 | 84.02 | 76.20 | 77.28 | 86.69 |
| COM | 65.47 | 67.42 | 70.47 | 72.50 | 70.39 | 77.47 | 83.49 | 75.76 | 76.92 | 86.35 |
| COM | 64.63 | 66.60 | 69.72 | 71.86 | 69.87 | 76.92 | 82.96 | 75.33 | 76.56 | 86.01 |
| COM | 63.81 | 65.80 | 68.99 | 71.23 | 69.35 | 76.38 | 82.44 | 74.90 | 76.20 | 85.67 |
| COM | 63.02 | 65.02 | 68.27 | 70.62 | 68.84 | 75.85 | 81.92 | 74.47 | 75.85 | 85.33 |
| COM | 62.24 | 64.25 | 67.56 | 70.02 | 68.34 | 75.33 | 81.41 | 74.05 | 75.50 | 85.00 |
| COM | 61.48 | 63.50 | 66.87 | 69.42 | 67.84 | 74.81 | 80.91 | 73.64 | 75.16 | 84.67 |
| COM | 60.74 | 62.77 | 66.20 | 68.84 | 67.35 | 74.30 | 80.41 | 73.22 | 74.81 | 84.34 |
| COM+20 | 60.01 | 62.06 | 65.54 | 68.27 | 66.87 | 73.80 | 79.92 | 72.82 | 74.47 | 84.02 |
| COM | 59.31 | 61.36 | 64.89 | 67.70 | 66.40 | 73.31 | 79.44 | 72.42 | 74.14 | 83.70 |
| COM | 58.62 | 60.68 | 64.25 | 67.15 | 65.93 | 72.82 | 78.96 | 72.02 | 73.80 | 83.38 |
| COM | 57.95 | 60.01 | 63.63 | 66.60 | 65.47 | 72.34 | 78.49 | 71.62 | 73.47 | 83.06 |
| COM | 57.29 | 59.36 | 63.02 | 66.06 | 65.02 | 71.86 | 78.02 | 71.23 | 73.14 | 82.75 |
| COM | 56.64 | 58.72 | 62.42 | 65.54 | 64.57 | 71.39 | 77.56 | 70.85 | 72.82 | 82.44 |
| COM | 56.01 | 58.10 | 61.83 | 65.02 | 64.13 | 70.93 | 77.10 | 70.47 | 72.50 | 82.13 |
| COM | 55.40 | 57.49 | 61.25 | 64.50 | 63.69 | 70.47 | 76.65 | 70.09 | 72.18 | 81.82 |
| COM | 54.80 | 56.89 | 60.68 | 64.00 | 63.26 | 70.02 | 76.20 | 69.72 | 71.86 | 81.51 |
| COM | 54.21 | 56.30 | 60.12 | 63.50 | 62.83 | 69.57 | 75.76 | 69.35 | 71.55 | 81.21 |
| COM+30 | 53.63 | 55.73 | 59.58 | 63.02 | 62.42 | 69.13 | 75.33 | 68.99 | 71.23 | 80.91 |
| COM | 53.07 | 55.16 | 59.04 | 62.53 | 62.00 | 68.70 | 74.90 | 68.62 | 70.93 | 80.61 |
| COM | 52.51 | 54.61 | 58.51 | 62.06 | 61.59 | 68.27 | 74.47 | 68.27 | 70.62 | 80.31 |
| COM | 51.97 | 54.07 | 58.00 | 61.59 | 61.19 | 67.84 | 74.05 | 67.91 | 70.32 | 80.02 |
| COM | 51.44 | 53.54 | 57.49 | 61.13 | 60.79 | 67.42 | 73.64 | 67.56 | 70.02 | 79.73 |
| COM | 50.92 | 53.02 | 56.99 | 60.68 | 60.40 | 67.01 | 73.22 | 67.22 | 69.72 | 79.44 |
| COM | 50.41 | 52.51 | 56.50 | 60.24 | 60.01 | 66.60 | 72.82 | 66.87 | 69.42 | 79.15 |
| COM | 49.91 | 52.01 | 56.01 | 59.80 | 59.63 | 66.20 | 72.42 | 66.53 | 69.13 | 78.86 |
| COM | 49.42 | 51.52 | 55.54 | 59.36 | 59.25 | 65.80 | 72.02 | 66.20 | 68.84 | 78.58 |
| COM+39 | 48.94 | 51.04 | 55.07 | 58.94 | 58.88 | 65.41 | 71.62 | 65.87 | 68.55 | 78.30 |

(note): $f_{\mbox{\sc FP}}$ can be calculated in the following formulas.


 $f_{FP} = 32768 / (D \times FP) [Hz]$

(ex) In case of 120com、 <FP8:0>=131,

 $f_{FP} = 32768 / (3.5 \text{ x } 131) = 71.5 [Hz]$

fFP table for each common number. (2/2)

| D | 6.5 | 6 | 5 | 4 | 3.5 | 3 | 2.5 | 2.5 | 2 | 1.5 |
|--------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|
| COM | 64 | 68 | 80 | 100 | 120 | 128 | | 160 | | 240 |
| COM+40 | 48.47 | 50.57 | 54.61 | 58.51 | 58.51 | 65.02 | 71.23 | 65.54 | 68.27 | 78.02 |
| COM | 48.01 | 50.10 | 54.16 | 58.10 | 58.15 | 64.63 | 70.85 | 65.21 | 67.98 | 77.74 |
| COM | 47.56 | 49.65 | 53.72 | 57.69 | 57.79 | 64.25 | 70.47 | 64.89 | 67.70 | 77.47 |
| COM | 47.11 | 49.20 | 53.28 | 57.29 | 57.44 | 63.88 | 70.09 | 64.57 | 67.42 | 77.19 |
| COM | 46.68 | 48.76 | 52.85 | 56.89 | 57.09 | 63.50 | 69.72 | 64.25 | 67.15 | 76.92 |
| COM | 46.25 | 48.33 | 52.43 | 56.50 | 56.74 | 63.14 | 69.35 | 63.94 | 66.87 | 76.65 |
| COM | 45.83 | 47.91 | 52.01 | 56.11 | 56.40 | 62.77 | 68.99 | 63.63 | 66.60 | 76.38 |
| COM | 45.42 | 47.49 | 51.60 | 55.73 | 56.06 | 62.42 | 68.62 | 63.32 | 66.33 | 76.12 |
| COM | 45.01 | 47.08 | 51.20 | 55.35 | 55.73 | 62.06 | 68.27 | 63.02 | 66.06 | 75.85 |
| COM | 44.61 | 46.68 | 50.80 | 54.98 | 55.40 | 61.71 | 67.91 | 62.71 | 65.80 | 75.59 |
| COM+50 | 44.22 | 46.28 | 50.41 | 54.61 | 55.07 | 61.36 | 67.56 | 62.42 | 65.54 | 75.33 |
| COM | 43.84 | 45.89 | 50.03 | 54.25 | 54.75 | 61.02 | 67.22 | 62.12 | 65.27 | 75.07 |
| COM | 43.46 | 45.51 | 49.65 | 53.89 | 54.43 | 60.68 | 66.87 | 61.83 | 65.02 | 74.81 |
| COM | 43.09 | 45.13 | 49.28 | 53.54 | 54.12 | 60.35 | 66.53 | 61.54 | 64.76 | 74.56 |
| COM | 42.72 | 44.77 | 48.91 | 53.19 | 53.81 | 60.01 | 66.20 | 61.25 | 64.50 | 74.30 |
| COM | 42.36 | 44.40 | 48.55 | 52.85 | 53.50 | 59.69 | 65.87 | 60.96 | 64.25 | 74.05 |
| COM | 42.01 | 44.04 | 48.19 | 52.51 | 53.19 | 59.36 | 65.54 | 60.68 | 64.00 | 73.80 |
| COM | 41.66 | 43.69 | 47.84 | 52.18 | 52.89 | 59.04 | 65.21 | 60.40 | 63.75 | 73.55 |
| COM | 41.32 | 43.34 | 47.49 | 51.85 | 52.60 | 58.72 | 64.89 | 60.12 | 63.50 | 73.31 |
| COM | 40.99 | 43.00 | 47.15 | 51.52 | 52.30 | 58.41 | 64.57 | 59.85 | 63.26 | 73.06 |
| COM+60 | 40.66 | 42.67 | 46.81 | 51.20 | 52.01 | 58.10 | 64.25 | 59.58 | 63.02 | 72.82 |
| COM | 40.33 | 42.34 | 46.48 | 50.88 | 51.73 | 57.79 | 63.94 | 59.31 | 62.77 | 72.58 |
| COM | 40.01 | 42.01 | 46.15 | 50.57 | 51.44 | 57.49 | 63.63 | 59.04 | 62.53 | 72.34 |
| COM | 39.69 | 41.69 | 45.83 | 50.26 | 51.16 | 57.19 | 63.32 | 58.78 | 62.30 | 72.10 |
| COM | 39.38 | 41.37 | 45.51 | 49.95 | 50.88 | 56.89 | 63.02 | 58.51 | 62.06 | 71.86 |
| COM | 39.08 | 41.06 | 45.20 | 49.65 | 50.61 | 56.59 | 62.71 | 58.25 | 61.83 | 71.62 |
| COM | 38.78 | 40.76 | 44.89 | 49.35 | 50.33 | 56.30 | 62.42 | 58.00 | 61.59 | 71.39 |
| COM | 38.48 | 40.45 | 44.58 | 49.05 | 50.07 | 56.01 | 62.12 | 57.74 | 61.36 | 71.16 |
| COM | 38.19 | 40.16 | 44.28 | 48.76 | 49.80 | 55.73 | 61.83 | 57.49 | 61.13 | 70.93 |
| COM | 37.90 | 39.86 | 43.98 | 48.47 | 49.54 | 55.45 | 61.54 | 57.24 | 60.91 | 70.70 |
| COM+70 | 37.62 | 39.57 | 43.69 | 48.19 | 49.28 | 55.16 | 61.25 | 56.99 | 60.68 | 70.47 |
| COM | 37.34 | 39.29 | 43.40 | 47.91 | 49.02 | 54.89 | 60.96 | 56.74 | 60.46 | 70.24 |
| COM | 37.07 | 39.01 | 43.12 | 47.63 | 48.76 | 54.61 | 60.68 | 56.50 | 60.24 | 70.02 |
| COM | 36.80 | 38.73 | 42.83 | 47.35 | 48.51 | 54.34 | 60.40 | 56.25 | 60.01 | 69.79 |
| COM | 36.53 | 38.46 | 42.56 | 47.08 | 48.26 | 54.07 | 60.12 | 56.01 | 59.80 | 69.57 |
| COM | 36.27 | 38.19 | 42.28 | 46.81 | 48.01 | 53.81 | 59.85 | 55.78 | 59.58 | 69.35 |
| COM | 36.01 | 37.93 | 42.01 | 46.55 | 47.77 | 53.54 | 59.58 | 55.54 | 59.36 | 69.13 |
| COM | 35.75 | 37.66 | 41.74 | 46.28 | 47.52 | 53.28 | 59.31 | 55.30 | 59.15 | 68.91 |
| COM | 35.50 | 37.41 | 41.48 | 46.02 | 47.28 | 53.02 | 59.04 | 55.07 | 58.94 | 68.70 |
| COM | 35.25 | 37.15 | 41.22 | 45.77 | 47.05 | 52.77 | 58.78 | 54.84 | 58.72 | 68.48 |
| COM+80 | 35.01 | 36.90 | 40.96 | 45.51 | 46.81 | 52.51 | 58.51 | 54.61 | 58.51 | 68.27 |




(Note) Other circuit is necessary for LCD drive power supply for LCD driver display.

figure 3.14.5 Interface example for shift register type LCD driver

Setting example : In case of use 240SEG \times 240COM , 8bit bus width LCD driver.

In case of store 7200 bytes transfer data to LCD driver in built-in RAM(1000H to 2c1FH).

LD (PDCR),1FH ; Setting control terminal LD ; Select SR mode (LCDSAL),11H ; Source start address=1000H LD (LCDSAH),00H ; 240SEG X 240COM LD (LCDSIZE),96H LD (LCDFFP),308 ; $F_{fp}=70.93Hz$ LD (LCDCTL),81H ; BYTE mode FP=70.93Hz, ; LCDON, Transfer start



Relation display panel and display memory (in case of above setting)

3.14.4.3 Transfer time by data bus width

Data bus width of LCD driver can be selected either of BYTE/NIBBLE/BIT by LCDCTL<BUS1:0>.

Readout bus width of source is 8bit fixed without concern to bus width of LCD driver.

WAIT number of the read cycle is 0WAIT in case of built-in RAM and works by setting value of CS/WAIT controller in case of external RAM.

figure 3.14.6 shows interface timing diagram for each data bus width.




figure 3.14.6 Timing diagram for each data bus width

3.14.4.4 Operation in halt mode

When LCDC is working , CPU executes "HALT" instruction and changes in halt mode, LCDC continue operation if CPU in IDLE2 mode. But LCDC stops in case of IDLE1,STOP mode.

3.14.4.5 External DMAC association

P54,P55 terminal includes /BUSRQ,/BUSAK function. This terminal is used for connect external DMA controller . This function cannot be used in same time for SR mode of LCDC.

TOSHIBA TMP91C815

3.14.5 RAM built-in type LCD driver control mode (RAM mode)

Data transmission to LCD driver is executed by move instruction of CPU.

After setting mode of operation to control register, when move instruction of CPU is executed \$LCDC\$ outputs chip select signal to LCD driver connected to the outside from control pin \$(D1BSCP)\$ etc.) . Therefore control of data transmission numbers corresponding to LCD size \$is\$ controlled by instruction of CPU. There are 2 kinds of addresses of LCD driver in this case, and which is chosen determines by LCDCTL <MMULCD> register.

It corresponds to LCD driver which has every 1 byte of instruction register and display data register in LCD driver at the time of <MMULCD> ="0." Please make the transmission place address at this time into either of FE0H-FE7F. (table 3.14.2references)

It corresponds to address direct writing type LCD driver at the time of <MMULCD> ="1." The transmission place address at this time can also assign the memory area of 3C0000H - 3FFFFF to four area for every 64 K bytes. (table 3.14.3references)

The example of a setting is shown as follows and connection example is shown in figure 3.14.7 at the time below. ["/<MMULCD> ="0]

Setting example: In case of use 80SEG X 65COM LCD driver.

Assign external column driver to LCDC0 and row driver to LCDR0.

This example used LD instruction in setting of instruction and used burst function of micro DMA by soft start in setting of display data.

In case of store 650 bytes transfer data to LCD driver in built-in RAM(1000H to 1289H).

```
; Setting external terminal
```

LD (PDCR),19H ; /CE for LCDC0:D1BSCP, ; /LE for LCDR0:DLEBCD, ; Setting for /DOFF

; Setting for LCDC

LD (LCDSAL),01H ; Select RAM mode LD (LCDCTL),80H ; LCDON

; Setting for mode of LCDC0/LCDR0


LD (LCDC0L),XX ; Setting instruction for LCDC0 LD (LCDR0L),XX ; Setting instruction for LCDR0

; Setting for micro DMA and INTTC(ch0)

LD A,08H ; Source address INC mode LDC DMAM0,A LD WA.650 : count=650 LDC DMAC0.WA LD XWA,1000H : Source address=1000H LDC DMAS0,XWA LD Destination address=FE1H(LCDC0H) XWA,0FE1H LDC DMAD0,XWA ; INTTC0 level=6 LD (INTETC01),06H

EI 6 ;

LD (DMAB),01H ; Burst mode LD (DMAR),01H ; Soft start



(Note) Other circuit is necessary for LCD drive power supply for LCD driver display.

figure 3.14.7 Interface example for RAM built-in type LCD driver




figure 3.14.8 Example of access timing for RAM built-in type LCD driver (Wait=0)

3.15 Melody / Alarm generator(MLD)

TMP91C815 incorporates melody function and alarm function, both of which are output from the MLDALM pin. 5 kinds of fixed cycle interrupts are generated by the 15-bit free-run counter which is used for alarm generator.

Features are as follows.

Melody generator

The Melody function generates signals of any frequency (4Hz- 5461Hz) based on low-speed clock (32.768KHz) and outputs several signals from the MLDALM pin.

By connecting a loud speaker outside, Melody tone can sound easily.

Alarm generator

The Alarm function generates 8 kinds of alarm waveform having a modulation frequency (4096Hz) determined by the low-speed clock (32.768KHz). And this waveform is able to invert by setting a value to a register.

By connecting a loud speaker outside, Alarm tone can sound easily.

And also 5 kinds of fixed cycle (1Hz, 2Hz, 64Hz, 512Hz, 8KHz) interrupts are generated by the free-run counter which is used for alarm generator.

Special mode

It is assigned <TA3LCDE> at bit0 and <TA3MLDE> at bit1, of EMCCR4 register (00E7hex). These bits are used when you want to operate LCDD and MELODY circuit without low frequency clock (XTIN,XTOUT). After reset these two bits set to '0' and low clock is supplied each LCDD and MELODY circuit. If you write these bits to '1', TA3 (generate by timer3) is supplied each LCDD and MELODY circuit. In this case, you should set 32KHz timer3 frequency. For detail, look AC specification characteristics.

3.15.1 Block Diagram




Figure 3.15.1 MLD Block Diagram

3.15.2 Control registers

ALM R register

ALM (0330H)

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
|-------------|-----------------------|-----|-----|-----|-----|-----|-----|-----|--|--|--|
| bit Symbol | AL8 | AL7 | AL6 | AL5 | AL4 | AL3 | AL2 | AL1 | | | |
| Read/Write | R/W | | | | | | | | | | |
| After reset | | 0 | | | | | | | | | |
| Function | Setting alarm pattern | | | | | | | | | | |

MLDALMC register

MELALMC (0331H)

| ı | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|-------------|--------------------------------------------------------------------|---------------|------------------------------------------|---|-------|------|---|-------------------------------------------------------|
| 2 | bit Symbol | FC1 | FC0 | ALMINV | | | | | MELALM |
| | Read/Write | R/ | W | R/W | | | | | R/W |
| | After reset | (|) | 0 | | | | | 0 |
| | Function | Free-run co 00: Hold 01: Restart 10: Clear 11: Clear & | unter control | Alarm Wavefor m invert 1:INVERT | | Write | ÷"0" | | Output Waveform select 0: Alarm 1: Melody |

(note1): MELALMEC<FC1> is read always "0".

(note2): When setting MELALMC register except <FC1:0> during the free-run counter is running, <FC1:0> is kept "01".

MELFL register

MELFL (0332H)

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
|-------------|-----|---------------------------------------|-----|-----|-----|-----|-----|-----|--|--|
| bit Symbol | ML7 | ML6 | ML5 | ML4 | ML3 | ML2 | ML1 | ML0 | | |
| Read/Write | R/W | | | | | | | | | |
| After reset | | | | 0 | 1 | | | | | |
| Function | | Setting melody frequency (lower 8bit) | | | | | | | | |

MELFH register

MELFH (0333H)

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|-------------|----------------------------------------------------------------|---|---|---|---------|---------------|-------------|-------|--|
| bit Symbol | MELON | | | | ML11 | ML10 | ML9 | ML8 | |
| Read/Write | R/W | | | | | R/V | | | |
| After reset | 0 | | | | 0 | | | | |
| Function | Control melody counter 0: Stop & Clear 1: Start | | | | Settino | g melody freq | uency(upper | 4bit) | |

ALMINT register

ALMINT (0334H)

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
|-------------|---|-----------|---|------------------------------------------|--------|--------|--------|--------|--|--|
| bit Symbol | | | | IALM4E | IALM3E | IALM2E | IALM1E | IALM0E | | |
| Read/Write | | | | R/W | | | | | | |
| After reset | | | | 0 | | | | | | |
| Function | | Write "0" | | 1:Interrupt enable for INTALM4 ~ INTALM0 | | | | | | |

TOSHIBA TMP91C815

3.15.3 Operational Description

3.15.3.1 Melody generator

The Melody function generates signals of any frequency (4Hz- 5461Hz) based on low-speed clock (32.768KHz) and outputs the signals from the MLDALM pin.

By connecting a loud speaker outside, Melody tone can sound easily.

(Operation)

At first, MELALMC<MELALM> have to be set as 1 in order to select melody waveform as output waveform from MLDALM. Then melody output frequency have to be set to 12 bit register MELFH, MELFL.

Followings are setting example and calculation of melody output frequency.

(Formula for calculating of melody waveform frequency)

@fs = 32.768[KHz]

melody output waveform $fMLD[Hz] = 32768 / (2 \times N+4)$

setting value for melody N = (16384 / fMLD) - 2

(notice: $N=1 \sim 4095(001H \sim FFFH)$, 0 is not acceptable)

(Example program)

In case of outputting "La" musical scale(440Hz)

LD (MELALMC),--XXXXX1B ; select melody waveform

LD (MELFL),23H ; N = 16384/440 - 2 = 35.2 = 023H

LD (MELFH),80H ; start to generate waveform

(Refer to "Basic musical scale setting table")

| Scale | Frequency [Hz] | Register value: N |
|-------|----------------|-------------------|
| Do | 264 | 03CH |
| Re | 297 | 035H |
| Mi | 330 | 030H |
| Fa | 352 | 02DH |
| Sol | 396 | 027H |
| La | 440 | 023H |
| Si | 495 | 01FH |
| Do | 528 | 01DH |

3.15.3.2 Alarm generator

The Alarm function generates 8 kinds of alarm waveform having a modulation frequency 4096Hz determined by the low-speed clock (32.768KHz). And this waveform is reversible by setting a value to a register.

By connecting a loud speaker outside, Alarm tone can sound easily.

5 kinds of fixed cycle (1Hz,2Hz,64Hz,512Hz,8KHz) interrupts are generate by the free-run counter which is used for alarm generator.

(Operation)

At first, MELALMC<MELALM> have to be set as 0 in order to select alarm waveform as output waveform from MLDALM. Then alarm pattern have to be set on 8 bit register of ALM. Finally "10" be set on MLDALMC<FC1:0> register, and <ALMINV> be set as invert. By setting these values, counter start to generate alarm waveform.

Followings are example program, setting value of alarm pattern and waveform of each setting value.

(Setting value of alarm pattern)

| Setting value for ALM register | Alarm waveform |
|--------------------------------|----------------|
| 00H | "0" fixed |
| 01H | AL1 pattern |
| 02H | AL2 pattern |
| 04H | AL3 pattern |
| 08H | AL4 pattern |
| 10H | AL5 pattern |
| 20H | AL6pattern |
| 40H | AL7 pattern |
| 80H | AL8 pattern |
| Other | Undefined |
| | (do not set) |

(Example program)


In case of outputting AL2 pattern (31.25ms/8 times/1sec)

LD (MELALMC),C0H ; set output alarm waveform

; free-run counter start

LD (ALM),02H ; set AL2 pattern, start

Example: Waveform of alarm pattern for each setting value : not invert)



4. Electrical Characteristics

4.1 Absolute Maximum Ratings

| Symbol | Parameter | Rating | Unit |
|---------|-------------------------------|-------------------|------|
| Vcc | Power Supply Voltage | -0.5 to 4.0 | V |
| VIN | Input Voltage | -0.5 to Vcc + 0.5 | V |
| IOL | Output Current | 2 | mA |
| IOH | Output Current | -2 | mA |
| ΣΙΟL | Output Current (total) | 80 | mA |
| ΣΙΟΗ | Output Current (total) | -80 | mA |
| PD | Power Dissipation (Ta = 85°C) | 600 | mW |
| TSOLDER | Soldering Temperature (10 s) | 260 | °C |
| TSTG | Storage Temperature | -65 to 150 | °C |
| TOPR | Operating Temperature | -40 to 85 | °C |

4.2 DC Characteristics (1/2)

| Symbol | | Parameter | Min. | Тур. | Max. | Unit | Condition | |
|--------|----------------------|----------------------------------------------------|---------|---------|--------------------|------------------|-------------------------------------------------|--|
| | | | | (note1) | | | | |
| VCC | (A | Supply Voltage VCC = DVCC) VSS = DVSS = 0 V) | 2.7 | | 3.6 | V | fc = 2 to 27 fs = 30 to 34 fc = 2 to 10 MHz kHz | |
| | | | 1.6 | | 0.6 | | Vcc 2.7V | |
| VIL | | D0 to 15 | | | 0.2Vcc | | Vcc < 2.7V | |
| VIL1 | | P52 to PD7 (except PB3,P9) | | | 0.3Vcc 0.2Vcc | | Vcc 2.7V Vcc < 2.7V | |
| VIL2 | 3e | /RESET,/NMI,PB3(INT0),P9 | -0.3 | | 0.25Vcc 0.15Vcc | | Vcc 2.7V Vcc < 2.7V | |
| VIL3 | Input Low Voltage | AM0 to 1 | | | 0.3 | | Vcc 2.7V | |
| VILS | , c | AIVIO to 1 | _ | | 0.3 | | Vcc < 2.7V | |
| VIL4 | n d t | X1 | | | 0.2Vcc | | Vcc 2.7V | |
| VIL | II L | All | | | 0.1Vcc | | Vcc < 2.7V | |
| | | | 2.4 | | | V | 3.6V Vcc 3.3V | |
| VIH | | D0 to 15 | 2.0 | | | 3.3V > Vcc 2.7V | | |
| | | | 0.7Vcc | | | | Vcc < 2.7V | |
| VIH1 | | P52 to PD7 | 0.7Vcc | | | | Vcc 2.7V | |
| V 1111 | | (except PB3,P9) | 0.8Vcc | | | | Vcc < 2.7V | |
| VIH2 | 0 | /RESET,/NMI, PB3(INT0),P9 | 0.75Vcc | | Vcc+0.3 | | Vcc 2.7V | |
| V 1112 | Voltage | /RESE1,/INMI, 1 D3(IN10),1 9 | 0.85Vcc | | | | Vcc < 2.7V | |
| VIH3 | olt | AM0 to 1 | Vcc-0.3 | | | | Vcc 2.7V | |
| V1113 | t V | AIVIO to 1 | Vcc-0.3 | | | | Vcc < 2.7V | |
| VIH4 | Input High | X1 | 0.8Vcc | | | | Vcc 2.7V | |
| V 1114 | Ir H | ΛI | 0.9Vcc | | | | Vcc < 2.7V | |
| VOL | Outpu | ıt Low Voltage | | | 0.45 | | IOL=1.6mA Vcc 2.7V | |
| VOL. | Outpu | LOW VOILINGO | | | 0.15Vcc | V | IOL=0.4mA Vcc < 2.7V | |
| VOH | Outpu | ıt High Voltage | Vcc-0.3 | | | | IOH=-400uA Vcc 2.7V | |
| | - ··· P | | 0.8Vcc | | | | IOH=-200uA Vcc < 2.7V | |

(note1): Typical values are for when Ta = 25°C and Vcc = 3.0 V uncles otherwise noted.

4.2 DC Characteristics (2/2)

| Symbol | Parameter | Min. | Typ. (note1) | Max. | Unit | Condition |
|--------|-------------------------------------------|------|--------------|------|------|---------------------------------|
| ILI | Input Leakage Current | | 0.02 | ± 5 | | 0.0 VIN Vcc |
| ILO | Output Leakage Current | | 0.05 | ± 10 | μA | 0.2 VIN Vcc-0.2 |
| VSTOP | Power Down Voltage (@STOP,RAM Back up) | 1.8 | | 3.6 | V | VIL2 = 0.2Vcc, VIH2 = 0.8Vcc |
| RRST | DECET Dull Up Decistor | 80 | | 400 | k | 3.6V Vcc 2.7V |
| KKSI | RESET Pull Up Resister | 200 | | 1000 | K | $Vcc = 2V \pm 10\%$ |
| CIO | Pin Capacitance | | | 10 | pF | fc = 1MHz |
| VTH | Schmitt Width | 0.4 | 1.0 | | V | Vcc 2.7V |
| | /RESET,/NMI, INT0,KI0-7 | 0.3 | 0.8 | | , | Vcc < 2.7V |
| RKH | Programmable | 80 | | 400 | - k | 3.6V Vcc 2.7V |
| | Pull Up Resistor | 200 | | 1000 | | $Vcc = 2V \pm 10\%$ |
| Icc | NORMAL (note2) | | 6.0 | 14.0 | mA | 3.6V Vcc 2.7V |
| | IDLE2 | | 3.5 | 5.8 | | fc = 27MHz |
| | IDLE1 | | 1.0 | 2.2 | | |
| | NORMAL (note2) | | 1.2 | 2.0 | | $Vcc = 2V \pm 10\%$ |
| | IDLE2 | | 0.8 | 1.2 | mA | fc = 10MHz |
| | IDLE1 | | 0.25 | 0.4 | | (Typ.: Vcc = 2.0 V) |
| | SLOW (note2) | | 10.0 | 36.0 | | 3.6V Vcc 2.7V |
| | IDLE2 | | 7.0 | 23.0 | μA | fs=32.768kHz |
| | IDLE1 | | 3.0 | 20.0 | | |
| | SLOW (note2) | | 4.5 | 20 | | Vcc=2V ± 10% |
| | IDLE2 | | 3.0 | 13 | μA | fs=32.768kHz |
| | IDLE1 | | 2.0 | 10 | | (Typ.: Vcc = 2.0 V) |
| | STOP | | 0.2 | 15 | μA | 3.6V Vcc 1.8V |

(note1): Typical values are for when $Ta = 25^{\circ}C$ and Vcc = 3.0 V unless otherwise noted.

(note2): Icc measurement conditions (NORMAL, SLOW):

All functions are operational; output pins are open and input pins are fixed. Data & address bus CL=30pF loaded.

4.3 AC Characteristics

(1) $Vcc = 2.7 \sim 3.6V$

| No. | Symbol | Parameter | Vari | iable | $f_{\text{FPH}} = 2$ | 27 MHz | Linit |
|-----|-------------------|--------------------------------------------------------------------------------------------|-----------|-----------|----------------------|--------|-------|
| NO. | Symbol | i arameter | Min | Max | Min | Max | Unit |
| 1 | t _{FPH} | $f_{\text{FPH}} \text{ Period } (=x)$ | 37.0 | 31250 | 37.0 | | ns |
| 2 | t _{AC} | A0 to 23 Valid $\rightarrow \overline{RD} / \overline{WR}$ Fall | x – 23 | | 14 | | ns |
| 3 | t _{CAR} | \overline{RD} Rise \rightarrow A0 to A23 Hold | 0.5x -13 | | 5 | | ns |
| 4 | t _{CAW} | \overline{WR} Rise \to A0 to A23 Hold | x – 13 | | 24 | | ns |
| 5 | t _{AD} | A0 to A23 Valid \rightarrow D0 to D15 Input | | 3.5x - 24 | | 105 | ns |
| 6 | t _{RD} | \overline{RD} Fall \to D0 to D15 Input | | 2.5x - 24 | | 68 | ns |
| 7 | t _{RR} | RD Low Width | 2.5x - 15 | | 77 | | ns |
| 8 | t _{HR} | \overline{RD} Rise \rightarrow D0 to A15 Hold | 0 | | 0 | | ns |
| 9 | t_{WW} | WR Low Width | 2.0x - 15 | | 59 | | ns |
| 10 | t_{DW} | D0 to D15 Valid $\rightarrow \overline{WR}$ Rise | 1.5x - 35 | | 20 | | ns |
| 11 | $t_{ m WD}$ | $\overline{\text{WR}}$ Rise \rightarrow D0 to D15 Hold | x - 25 | | 12 | | ns |
| 12 | t_{AW} | A0 to A23 Valid $\rightarrow \overline{\text{WAIT}}$ Input (1WAIT+n) | | 3.5x - 60 | | 69 | ns |
| 13 | t_{CW} | $\overline{RD} / \overline{WR} Fall \to \overline{WAIT} Hold $ | 2.5x + 0 | | 92 | | ns |
| 14 | t _{APH} | A0 to A23 Valid → PORT Input | | 3.5x - 89 | _ | 40 | ns |
| 15 | t _{APH2} | A0 to A23 Valid → PORT Hold | 3.5x | | 129 | | ns |
| 16 | t _{APO} | A0 to A23 Valid \rightarrow PORT Valid | | 3.5x + 60 | | 189 | ns |

AC Measuring Conditions

Output Level : High = 0.7 Vcc, Low = 0.3 Vcc, CL = 50 pF

Input Level : High = 0.9 Vcc, Low = 0.1 Vcc

(note): Symbol " x " in the above table means the period of clock " f_{FPH} ", it's half period of the system clock " f_{SYS} " for CPU core. The period of f_{FPH} depends on the clock gear setting or the selection of High / Low oscillator frequency.

(2) $Vcc = 2.0 V \pm 10\%$

| No. | Symbol | Parameter | Var | riable | 25 | MHz | Unit | |
|------|--------|-----------------------------------------------------------------------------------------------------------------------------|-----------|------------|-----|-----|------|--|
| INO. | Symbol | i arameter | Min | Max | Min | Max | Ome | |
| 1 | tFPH | f_{FPH} Period (= x) | 100 | 31250 | 100 | | ns | |
| 2 | tAC | A0 to A15 Valid $\rightarrow \overline{RD} / \overline{WR}$ Fall | x -46 | | 54 | | ns | |
| 3 | tCAR | \overline{RD} Rise \to A0 to A23 Hold | 0.5x - 26 | | 24 | | ns | |
| 4 | tCAW | $\overline{\text{WR}}$ Rise \rightarrow A0 to A23 Hold | x - 26 | | 74 | | ns | |
| 5 | tAD | A0 to A23 Valid $\rightarrow \overline{RD} / \overline{WR}$ Fall | | 3.5x - 48 | | 302 | ns | |
| 6 | tRD | RD Fall → D0 to D15 Input | | 2.5x - 48 | | 202 | ns | |
| 7 | tRR | RD Low Width | 2.5x - 30 | | 220 | | ns | |
| 8 | tHR | $\overline{\text{RD}}$ Rise \rightarrow D0 to D15 Hold | 0 | | 0 | | ns | |
| 9 | tWW | WR Low Width | 2.0x - 30 | | 170 | | ns | |
| 10 | tDW | D0 to D15 Valid $\rightarrow \overline{WR}$ Rise | 1.5x - 70 | | 80 | | ns | |
| 11 | tWD | WR Rise →D0 to D15 Hold | x - 50 | | 50 | | ns | |
| 12 | tAW | A0 to A23 Valid $\rightarrow \overline{\text{WAIT}}$ Input (1WAIT +n mode) | | 3.5x - 120 | | 230 | ns | |
| 13 | tCW | $\overline{\text{RD}} / \overline{\text{WR}} \text{ Fall} \rightarrow \overline{\text{WAIT}} \text{ Hold} $ (1WAIT +n mode) | 2.5x + 0 | | 250 | | ns | |
| 14 | tAPH | A0 to A23 Valid → PORT Input | | 3.5x - 178 | | 172 | ns | |
| 15 | tAPH2 | A0 to A23 Valid → PORT Hold | 3.5x | | 350 | | ns | |
| 16 | tAPO | A0 to A23 Valid → PORT Valid | | 3.5x + 120 | | 470 | ns | |


AC Measuring Conditions

• Output Level : High = 0.7 V, Low = 0.3 V, CL = 50 pF


• Input Level : High = 0.9 V, Low = 0.1 V

(note): Symbol " x " in the above table means the period of clock " f_{FPH} ", it's half period of the system clock " f_{SYS} " for CPU core. The period of f_{FPH} depends on the clock gear setting or the selection of High / Low oscillator frequency.

(1) Read Cycle



(2) Write Cycle



4.4 A/D Conversion Characteristics

AVcc = Vcc, AVss = Vss

| Symbol | parameter | Condition | Min | Тур. | Max | Unit |
|----------------------|------------------------------------------------|-------------------------|-------------------------|-------|-------------------|------|
| VDEELI | Analaa Dafamaa Valtaaa (1) | 3.6V Vcc 2.7V | V _{CC} – 0.2 V | Vec | Vcc | |
| VREFH | Analog Reference Voltage (+) | $V_{CC} = 2 V \pm 10\%$ | V_{CC} | Vcc | Vcc | V |
| VREFL | Analag Dafaranaa Valtaga () | 3.6V Vcc 2.7V | V_{SS} | Vss | Vss + 0.2 V | · |
| VKEFL | Analog Reference Voltage (–) | $V_{CC} = 2 V \pm 10\%$ | V_{SS} | Vss | Vss | |
| VAIN | Analog Input Voltage Range | | V_{REFL} | | V _{REFH} | |
| m ee | Analog Current for Analog Reference Voltage | 3.6V Vcc 2.7V | | 1.04 | 1.20 | |
| IREF (VREFL = 0V) | <vrefon> = 1</vrefon> | $V_{CC} = 2 V \pm 10\%$ | | 0.65 | 0.90 | mA |
| (Table 91) | <vrefon> = 0</vrefon> | 3.6V Vcc 1.8V | | 0.03 | 10.0 | μΑ |
| | Error | 3.6V Vcc 2.7V | | ± 1.0 | ± 4.0 | LCD |
| _ | (not including quartering errors) | $V_{CC} = 2 V \pm 10\%$ | | ± 1.0 | ± 4.0 | LSB |

(note1): 1 LSB = (VREFH - VREFL)/1024 [V]

(note2): The operation above is guaranteed for $f_{\mbox{\scriptsize FPH}}\,{\ge}\,4$ MHz.

(note3): The value for $I_{\hbox{\scriptsize CC}}$ includes the current which flows through the $AV_{\hbox{\scriptsize CC}}$ pin.

4.5 Serial Channel Timing (I/O Internal Mode)

(1) SCLK Input Mode

| Symbol | Paran | notor | Variabl | e | 10 N | ЛHz | 27 N | ИHz | Unit |
|------------------|-----------------------------------------------|--------------|------------------------|---------------|------|------|------|-----|------|
| Syllibol | Faiaii | ietei | Min | Max | Min | Max | Min | Max | Omt |
| T _{SCY} | SCLK I | Period | 16X | | 1.6 | | 0.59 | | μs |
| T _{OSS} | Output Data →SCLK | Vcc=3V ± 10% | $t_{SCY}/2 - 4X - 110$ | | 290 | | 38 | | ns |
| 1088 | Rising/Falling Edge* | Vcc=2V ± 10% | $t_{SCY}/2 - 4X - 180$ | | 220 | | | | ns |
| T _{OHS} | SCLK Rising/Falling Edge* → Output Data Hold | | $t_{SCY}/2 + 2X + 0$ | | 1000 | | 370 | | ns |
| T _{HSR} | SCLK Rising/Falling Edge* → Input Data Hold | | 3X + 10 | | 310 | | 121 | | ns |
| T _{SRD} | SCLK Rising/Falling Edge* → Valid Data Input | | | $t_{SCY} - 0$ | | 1600 | | 592 | ns |
| T _{RDS} | Valid Data Input → SCLK Rising/Falling Edge* | | 0 | | 0 | | 0 | | ns |


(2) SCLK Output Mode

| Symbol | Parameter | Vari | able | 10 N | ИHz | 27 N | ЛHz | Unit |
|------------------|------------------------------------------------------|------------------|----------------------|------|------|------|-----|------|
| Symbol | 1 arameter | Min | Max | Min | Max | Min | Max | Omt |
| T _{SCY} | SCLK Period | 16X | 8192X | 1.6 | 819 | 0.59 | 303 | μs |
| T _{OSS} | Output Data \rightarrow SCLK Rising /Falling Edge* | $t_{SCY}/2 - 40$ | | 760 | | 256 | | ns |
| T _{OHS} | SCLK Rising/Falling Edge* → Output Data Hold | $t_{SCY}/2 - 40$ | | 760 | | 256 | | ns |
| T _{HSR} | SCLK Rising/Falling Edge* → Input Data Hold | 0 | | 0 | | 0 | | ns |
| T _{SRD} | SCLK Rising/Falling Edge* → Valid Data Input | | $t_{SCY} - 1X - 180$ | | 1320 | | 375 | ns |
| T_{RDS} | Valid Data Input → SCLK Rising/Falling Edge* | 1X + 180 | | 280 | | 217 | | ns |

(note): SCLK Rinsing/Falling Edge : The rising edge is used in SCLK Rising Mode.

The falling edge is used in SCLK Falling Mode.

27MHz and 10MHz values are calculated from t_{SCY} =16X case.



4.6 Event Counter (TA0IN)

| Symbol | Doromatar | Vari | 10 N | ИHz | 27 MHz | | Unit | | |
|-------------------|------------------------|----------|------|-----|--------|-----|------|-------|--|
| Symbol | Parameter | Min | Max | Min | Max | Min | Max | Oilit | |
| t _{VCK} | Clock Period | 8X + 100 | | 900 | | 396 | | ns | |
| t _{VCKL} | Clock Low Level Width | 4X + 40 | | 440 | | 188 | | ns | |
| t _{VCKH} | Clock High Level Width | 4X + 40 | | 440 | | 188 | | ns | |

4.7 Interrupt, Capture

(1) \overline{NMI} , INT0 to INT3 Interrupts

| G 1 1 | Parameter | Vari | 10 N | ИHz | 27 N | Unit | | |
|--------------------|------------------------------------|---------|------|-----|------|------|-----|------|
| Symbol | mbol | | Max | Min | Max | Min | Max | CIII |
| t _{INTAL} | NMI, INTO to INT3 Low level width | 4X + 40 | | 440 | | 188 | | ns |
| t _{INTAH} | NMI, INT0 to INT3 High level width | 4X + 40 | | 440 | | 188 | | ns |

4.8 SCOUT Pin AC Characteristics


| Crimb al | Doromotor | Variable | | 4 MHz | | 16 MHz | | Condition | Unit |
|------------------|--------------------|-----------|-----|-------|-----|--------|-----|-------------|------|
| Symbol | Parameter | Min | Max | Min | Max | Min | Max | Condition | Onit |
| taav | Low level Width | 0.5T - 10 | | 90 | | 27 | | Vcc 2.7 V | ng |
| t _{SCH} | CH Low level width | 0.5T - 30 | | 70 | | - | | Vcc < 2.7 V | ns |
| taar | High level Width | 0.5T - 10 | | 90 | | 27 | | Vcc 2.7 V | ns |
| t_{SCL} | High level Width | | | 70 | | - | | Vcc < 2.7 V | 115 |

Note: T = Period of SCOUT

Measuring Conditions

• Output Level: High = 0.7 V, Low = 0.3 V, CL = 10 pF

4.9 Bus Request/Bus Acknowledge



| Symbol Parameter | | Variable | | f _{FPH} = | 4 MHz | f _{FPH} = | Unit | |
|------------------|--------------------------------|----------|-----|--------------------|-------|--------------------|------|-----|
| Symbol | i arameter | | Max | Min | Max | Min | Max | Omt |
| t_{ABA} | Output Buffer Off to BUSAK Low | 0 | 80 | 0 | 80 | 0 | 80 | ns |
| t _{BAA} | BUSAK High to Output Buffer On | 0 | 80 | 0 | 80 | 0 | 80 | ns |

Note 1: Even if the $\overline{\text{BUSRQ}}$ Signal foes Low, the bus will not be released while the $\overline{\text{WAIT}}$ signal is Low. The bus will only be released when $\overline{\text{BUSRQ}}$ goes Low while $\overline{\text{WAIT}}$ is High.


Note 2: This line shows only that the output buffer is in the off state.

It does not indicate that the signal level is fixed.

Just after the bus is released, the signal level set before the bus was released is maintained dynamically by the external capacitance. Therefore, to fix the signal level using an external resister during bus release, careful design is necessary, since fixing of the level is delayed.

The internal programmable pull-up/pull-down resistor is switched between the Active and Non-Active states by the internal signal.

4.10 LCD CONTROL SR mode



| No. | symbol | Parameter | Varia | ble | 27N | ſНz | 10N | ИHz | Condition | Unit |
|-----|------------------|------------------|---------|-----|-----|-----|-----|-----|---------------------------------------|------|
| | | | Min | Max | Min | Max | Min | Max | | |
| 1 | t _{DSU} | D1BSCP Fall | 0.5X-8 | | 10 | | 42 | | $VCC=3.0V \pm 10\%$ | ns |
| | | Data Set-up | 0.5X-20 | | | | 30 | | VCC=2.0V ± 10% | |
| 2 | ^t DHD | D1BSCP Fall | 0.5X-8 | | 10 | | 42 | | $VCC=3.0V \pm 10\%$ | |
| | | Data Hold | 0.5X-20 | | | | 30 | | VCC=2.0V ± 10% | |
| 3 | t _{CWH} | D1SCP | 1.5X-5 | | 50 | | 145 | | Byte mode VCC=3.0V ± 10% | |
| | | Clock low width | 1.5X-5 | | 50 | | 145 | | Nibble & bit mode $VCC=2.0V \pm 10\%$ | |
| | | | 1.5X-15 | | | | 135 | | Byte mode VCC=3.0V ± 10% | |
| | | | 1.5X-15 | | | | 135 | | Nibble & bit mode VCC=2.0V ± 10% | |
| 4 | t _{CWL} | D1SCP | 2.5X-5 | | 87 | | 245 | | Byte mode VCC=3.0V ± 10% | |
| | | Clock high width | 0.5X-5 | | 13 | | 45 | | Nibble & bit mode VCC=2.0V ± 10% | |
| | | | 2.5X-15 | | | | 235 | | Byte mode VCC=3.0V ± 10% | |
| | | | 0.5X-15 | | | | 35 | | Nibble & bit mode $VCC=2.0V \pm 10\%$ | |
| 5 | t _C | D1SCP | 4.0X | | 148 | | 400 | | Byte mode VCC=3.0V ± 10% | |
| | | Clock cycle | 2.0X | | 76 | | 200 | | Nibble & bit mode $VCC=2.0V \pm 10\%$ | |
| | | | 4.0X | | | | 400 | | Byte mode VCC=3.0V ± 10% | |
| | | | 2.0X | | | | 200 | | Nibble & bit mode VCC=2.0V ± 10% | |


(Note) The reading characteristics of display data from the memory which does not define above table, is same as 4.3 AC electrical characteristics.


4.11 Recommended Crystal Oscillation Circuit


TMP91C815 is evaluated by below oscillator vender. When selecting external parts, make use of this information..

(note): Total loads value of oscillator is sum of external loads(C1 and C2) and floating loads of actual assemble board. There is a possibility of miss-operating using C1 and C2 value in below table. When designing board, it should design minimum length pattern around oscillator. And we recommend that oscillator evaluation try on your actual using board.

(1) connection example







Low frequency oscillator

(2) TMP91C815 recommended ceramic oscillator: MURATA co. LTD; JAPAN

Circuit parameter recommended

| MCU | Oscillation | T. CO 111. | P | aramete | r of elem | ents | Running Condition | | |
|-----------|-----------------|--------------------------------------|------------|------------|-----------|-----------|-------------------------|-----------------|--|
| | Frequency [MHZ] | Item of Oscillator | C1 [pF] | C2 [pF] | Rf [Ω] | Rd [Ω] | Voltage of Power [V] | Tc [°] | |
| | 2.00M | CSTLS2M00G56-B0 | (47) | (47) | Open | 0 | | | |
| | 2.50M | CSTLS2M50G56-B0 | (47) | (47) | Open | 0 | | | |
| TMP91C815 | 10.00M | CSTS1000MG03 *CSTLS10M0G53-B0 | (15) | (15) | Open | 0 | 1.8 to 2.2 | -40 to +85 | |
| | | CSA12.5MTZ093 *CSALA12M5T55093-B0 | 30 | 30 | Open | 0 | 1.0 to 2.2 | | |
| | 12.50M | CST12.0MTW093 *CSTLA12M5T55093-B0 | (30) | (30) | Open | 0 | | | |

| MCU | Oscillation | Y. 00 311 . | P | arameter | of eleme | nts | Running Condition | | |
|-----------|-----------------|----------------------------------|------------|------------|-----------|-----------|-------------------------|-----------------|--|
| | Frequency [MHZ] | Item of Oscillator | C1 [pF] | C2 [pF] | Rf [Ω] | Rd [Ω] | Voltage of Power [V] | Tc [°] | |
| | 4.00M | CSTS0400MG06 *CSTLS4M00G56-B0 | (47) | (47) | Open | 0 | | | |
| | 6.750M | CSTS0675MG06 *CSTLS6M75G56-B0 | (47) | (47) | Open | 0 | | | |
| | 12.50) (| CSA12.5MTZ *CSALA12M5T55-B0 | 30 | 30 | Open | 0 | | -40 to +85 | |
| TMP91C815 | 12.50M | CST12.0MTW *CSTLA12M5T55-B0 | (30) | (30) | Open | 0 | 2.7 to 3.6 | -40 to +63 | |
| | 20.00M | CSALS20M0X53-B0 | 5 | 5 | Open | 0 | | | |
| | 20.00M | CSTLS20M0X51-B0 | (5) | (5) | Open | 0 | | | |
| | 27.00M | CSALS27M0X51-B0 | Open | Open | 10K | 0 | | | |
| | 32.00M | CSALA32M0X51-B0 | 3 | 3 | Open | 0 | | | |

NOTE: In CST ***type oscillator, Capacitance C1,C2 is built in

http://www.murata.co.jp/search/index.html

^{*}After 2001/06,new products will be made, and the old products(now in production) will not be made in MURATA Co LTD ,JAPAN

^{*}The product numbers and specifications of the resonators by Murata Manufacturing Co., Ltd. are being changed as occasion arises.For details, visit the company's home page at

TOSHIBA TMP91C815


5. Table of SFRs

(SFR; special function register)

The SFRs include the I/O ports and peripheral control registers allocated to the 4K bytes address space from 000000H to 000FFFH.

- (1) I/O Port
- (2) I/O Port Control
- (3) Interrupt Control
- (4) Chip Select / Wait Control
- (5) Clock Gear
- (6) DFM (Clock Doubler)
- (7) 8-bit Timer
- (8) UART/Serial Channel
- (9) I²CBUS/Serial Channel
- (10) A/D Converter
- (11) Watchdog Timer
- (12) RTC (Real-Time Clock)
- (13) Melody/Alarm Generator
- (14) MMU
- (15) LCD Control

Table layout



Note: "Prohibit RMW" in the table means that you cannot use RMW instructions on these register.

Example: When setting bit0 only of the registerPOCR, the instruction "SET 0, (0002G)" cannot be used. The LD (transfer) instruction must be used to write all eight bits.

Read/Write

R/W; Both read and write are possible.

R; Only read is possible.

W; Only write is possible.

W*; Both read and write are possible (when this bit is read as1)

Prohibit RMW; Read-Modify-Write instructions are prohibited. (The EX, ADD, ADC, BUS, SBC, INC, DEC, AND, OR, XOR, STCF, RES, SET, CHG, TEST, RLC, RRC, RL, RR, SLA, SRA, SLL, SRL, RLD and RRD instruction are read-modify-write instructions.)

Prohibit RMW*; Read-modify-write instructions are prohibited when controlling the pull-up resistor.

TOSHIBA TMP91C815

Table 5.1 Address map SFRs

[1], [2] PORT

| Address | Name |
|---------|------|
| 0000H | |
| 1H | P1 |
| 2H | |
| 3H | |
| 4H | P1CR |
| 5H | |
| 6H | P2 |
| 7H | |
| 8H | |
| 9H | P2FC |
| AH | P5CR |
| BH | P5FC |
| CH | |
| DH | P5 |
| EH | |
| FH | |

| Address | Name |
|---------|-------|
| 0010H | |
| 1H | |
| 2H | P6 |
| 3H | P7 |
| 4H | |
| 5H | P6FC |
| 6H | P7CR |
| 7H | P7FC |
| 8H | P8 |
| 9H | P9 |
| AH | |
| BH | P6FC |
| CH | P7CR |
| DH | P9FC |
| EH | PA |
| FH | P7ODE |

| Address | Name |
|---------|-------|
| 0022H | |
| 1H | PAFC |
| 2H | PB |
| 3H | PC |
| 4H | PBCR |
| 5H | PBFC |
| 6H | PCCR |
| 7H | PCFC |
| 8H | PCODE |
| 9H | PD |
| AH | PDFC |
| BH | |
| CH | |
| DH | |
| EH | |
| FH | |

[3] INTC

| [3] INTC | |
|----------|--------|
| Address | Name |
| 0080H | DMA0V |
| 1H | DMA1V |
| 2H | DMA2V |
| 3H | DMA3V |
| 4H | |
| 5H | |
| 6H | |
| 7H | |
| 8H | INTCLR |
| 9H | DMAR |
| AH | DMAB |
| BH | |
| CH | IIMC |
| DH | |
| EH | |
| FH | |

| Address | Name |
|---------|------------|
| 0090H | INTE0AD |
| 1H | INTE12 |
| 2H | INTE3ALM4 |
| 3H | INTEALM01 |
| 4H | INTEALM23 |
| 5H | INTETA01 |
| 6H | INTETA23 |
| 7H | INTERTCKEY |
| 8H | INTES0 |
| 9H | INTES1 |
| AH | INTES2LCD |
| BH | INTETC01 |
| CH | INTETC23 |
| DH | INTEP01 |
| EH | |
| FH | |

[4] CS/WAIT [5], [6] CGEAR,DFM

| [1] 0.0, | [0], [0] 0 0 |
|----------|--------------|
| Address | Name |
| 00C0H | B0CS |
| 1H | B1CS |
| 2H | B2CS |
| 3H | B3CS |
| 4H | |
| 5H | |
| 6H | |
| 7H | BEXCS |
| 8H | MSAR0 |
| 9H | MAMR0 |
| AH | MSAR1 |
| BH | MAMR1 |
| CH | MSAR2 |
| DH | MAMR2 |
| EH | MSAR3 |
| FH | MAMR3 |

| Address | Name |
|---------|--------|
| 00E0H | SYSCR0 |
| 1H | SYSCR1 |
| 2H | SYSCR2 |
| 3H | SYSCR0 |
| 4H | SYSCR1 |
| 5H | SYSCR2 |
| 6H | SYSCR3 |
| 7H | |
| 8H | DFMCR0 |
| 9H | DFMCR1 |
| AH | |
| ВН | |
| CH | |
| DH | |
| EH | |
| FH | |

Note: Do not access to the unnamed addresses, i.e. addresses to which no register has been allocated.

Table 5.2 Address map SFRs

[7] TMRA

| Address | Name |
|---------|----------|
| 0100H | TA01RUN |
| 1H | |
| 2H | TA0REG |
| 3H | TA1REG |
| 4H | TA01MOD |
| 5H | TA01FFCR |
| 6H | |
| 7H | |
| 8H | TA23RUN |
| 9H | |
| AH | TA2REG |
| ВН | TA3REG |
| CH | TA23MOD |
| DH | TA3FFCR |
| EH | |
| FH | |

[8] UAI

| RT/SIO | |
|--------|--|
| K1/SIO | |

| | I |
|---------|---------|
| Address | Name |
| 0200H | SC0BUF |
| 1H | SC0CR |
| 2H | SC0MOD0 |
| 3H | BR0CR |
| 4H | BR0ADD |
| 5H | SCMOD1 |
| 6H | |
| 7H | SIRCR |
| 8H | SC1BUF |
| 9H | SC1CR |
| AH | SC1MOD0 |
| BH | BR1CR |
| СН | BR1ADD |
| DH | SC1MOD1 |
| EH | |
| FH | |

[9] I2CBUS/SIO

| Address | Name |
|---------|----------------|
| 0240H | SBI0CR1 |
| 1H | SBI0DBR |
| 2H | I2C0AR |
| 3H | SBI0CR2/SBI0SR |
| 4H | SBI0BR0 |
| 5H | SBI0BR1 |
| 6H | |
| 7H | |
| 8H | |
| 9H | |
| AH | |
| BH | |
| CH | |
| DH | |
| EH | |
| FH | |

[10] 10bit ADC

| Address | Name |
|---------|----------|
| 02A0H | ADREG04L |
| 1H | ADREG04H |
| 2H | ADREG15L |
| 3H | ADREG15H |
| 4H | ADREG26L |
| 5H | ADREG26H |
| 6H | ADREG37L |
| 7H | ADREG37H |
| 8H | |
| 9H | |
| AH | |
| ВН | |
| СН | |
| DH | |
| EH | |
| FH | |

| Address | Name |
|---------|--------|
| 02B0H | ADMOD0 |
| 1H | ADMOD1 |
| 2H | |
| 3H | |
| 4H | |
| 5H | |
| 6H | |
| 7H | |
| 8H | |
| 9H | |
| AH | |
| BH | |
| СН | |
| DH | |
| EH | |
| FH | |

Note: Do not access to the unnamed addresses, i.e. addresses to which no register has been allocated.

Table 5.3 Address map SFRs

[11] WDT

[12] RTC

| Address | Name | Address | Name |
|---------|-------|---------|--------|
| 0300H | WDMOD | 0320H | SECR |
| 1H | WDCR | 1H | MINR |
| 2H | | 2H | HOURR |
| 3H | | 3H | DAYR |
| 4H | | 4H | DATER |
| 5H | | 5H | MONTHR |
| 6H | | 6H | YEWRR |
| 7H | | 7H | PAGER |
| 8H | | 8H | RESTR |
| 9H | | 9H | |
| AH | | AH | |
| BH | | ВН | |
| CH | | CH | |
| DH | | DH | |
| EH | | EH | |
| FH | | FH | |

[13] MLD

[13] MMU

| Address | Name | Address | Name |
|---------|---------|---------|--------|
| 0330H | ALM | 0350H | LOCAL0 |
| 1H | MELALMC | 1H | LOCAL1 |
| 2H | MELFL | 2H | LOCAL2 |
| 3H | MELFH | 3H | LOCAL3 |
| 4H | ALMINT | 4H | HHA0 |
| 5H | | 5H | HHA01 |
| 6H | | 6H | HHA02 |
| 7H | | 7H | HHA10 |
| 8H | | 8H | HHA11 |
| 9H | | 9H | HHA12 |
| AH | | AH | HHA20 |
| BH | | BH | HHA21 |
| СН | | СН | HHA22 |
| DH | | DH | HHA30 |
| EH | | EH | HHA31 |
| FH | | FH | HHA32 |

[15]LCD

| Address | Name |
|---------|---------|
| 0360H | LCDSAL |
| 1H | LCDSAH |
| 2H | LCDSIZE |
| 3Н | LCDCTL |
| 4H | LCDFFP |
| 5H | |
| 6H | |
| 7H | |
| 8H | |
| 9H | |
| AH | |
| ВН | |
| СН | |
| DH | |
| EH | |
| FH | |

Note: Do not access to the unnamed addresses, i.e. addresses to which no register has been allocated.

(1) I/O Ports

| | 1) 1/0 1 016 | | | | | | | | | | |
|--------|--------------|---------|------------|------------|-----------|--------------|-------|---------|-----------|-------|--|
| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| | | | P17 | P16 | P15 | P14 | P13 | P12 | P11 | P10 | |
| P1 | PORT1 | 01H | | | | R | W | | | _ | |
| 11 | II TOKII (| 0111 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| | | | Input Mode | | | | | | | | |
| | | | P27 | P26 | P25 | P24 | P23 | P22 | P21 | P20 | |
| | | | | R/W | | | | | | | |
| P2 | PORT2 | 06H | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | |
| | | | | | | Input | Mode | | | | |
| | | | | Input Mode | | | | | | | |
| | | | | P56 | P55 | P54 | P53 | P52 | | RDE | |
| P5 | PORT5 | 0DH | | | | R/W | | | | R/W | |
| 13 | FORIS | ОДП | | | | 1 | | | | 1 | |
| | | | | | Inpu | t Mode (Pull | Up) | | | PSRAM | |
| | | | P67 | P66 | P65 | P64 | P63 | P62 | P61 | P60 | |
| P6 | PORT6 | 12H | | | | R | W | | | | |
| | | | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | |
| | | | P77 | P76 | P75 | P74 | P73 | P72 | P71 | P70 | |
| D7 | DOD TT | 1277 | R/W | | | | | | | | |
| P7 | PORT7 | 13H | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | |
| | | | | | | Input | Mode | | | | |
| | | | | P86 | P85 | P84 | P83 | P82 | P81 | P80 | |
| P8 | PORT8 | 18H | | R | | | | | | | |
| | | | | | | Input | Mode | | | | |
| | | | P97 | P96 | P95 | P94 | P93 | P92 | P91 | P90 | |
| P9 | PORT9 | 19H | | - | | I | R | | - | - | |
| | | | | | | | Mode | | | | |
| | | | PA7 | PA6 | PA5 | PA4 | PA3 | PA2 | PA1 | PA0 | |
| PA | PORTA | 1EH | | • | • | R/ | /W | • | • | • | |
| | | | | | | | 1 | | | | |
| | | | | PB6 | PB5 | PB4 | PB3 | PB2 | PB1 | PB0 | |
| | | | | , 120 | 1 1 1 2 3 | | /W | 1 1 1 2 | 1 1 1 1 1 | 120 | |
| PB | PORTB | 22H | | 1 | 1 | 1 | 1 | 1 | 1 | 1 | |
| | | | | | 1 - | Input | | 1 - | | | |
| | | | | | PC5 | PC4 | PC3 | PC2 | PC1 | PC0 | |
| | | | | | 103 | 104 | R/ | | 101 | 100 | |
| PC | PORTC | 23H | | | 1 | 1 | 1 | 1 | 1 | 1 | |
| | | | | | <u> </u> | | Input | | | | |
| | | | PD7 | PD6 | PD5 | PD4 | PD3 | PD2 | PD1 | PD0 | |
| PD | PORTD | 29H | 10/ | 100 | 100 | 1 D4 R/ | • | 102 | 1.01 | 1100 | |
| | 10.012 | 29П | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | |
| | | 1 | 1 | 1 | 1 | 1 1 | 1 | 1 | 1 1 | | |

(2) I/O Port Control (1/2)

| · / | 1 | Control (1 | . , | | | | | | | |
|--------|-----------|----------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|---------------|
| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | | P17C | P16C | P15C | P14C | P13C | P12C | P11C | P10C |
| P1CR | PORT1 | 04H | | | | | V | _ | | |
| | Control | (Prohibit | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | | RWM) | | | | 0: IN 1 | : OUT | | | |
| | | | P27F | P26F | P25F | P24F | P23F | P22F | P21F | P20F |
| P2FC | PORT2 | 09H | | | | 7 | V | | | |
| | Function | (Prohibit | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| | | RWM) | | | 0: Po | ort, 1:Address | s bus (A23 to | A16) | | |
| | | | | P56C | P55C | P54C | P53C | P52C | | |
| P5CR | PORT5 | 0AH | | | | | V | | | |
| | Control | (Prohibit | | 0 | 0 | 0 | 0 | 0 | | |
| | | RWM) | | | | IN 1 : OUT | • | • | • | • |
| | | | | P56F | P55F | P54F | | P52F | | |
| P5FC | PORT5 | 0BH | | | | | V | | | |
| 1310 | Function | OBII | | 0 | 0 | 0 | | 0 | | |
| | - anedon | (Prohibit | | 0: PORT | 0: PORT | 0: PORT | | 0: PORT | | |
| | | RWM) | | 1: R/W | 1: BUSAK | 1: BUSRQ | | 1: HWR | | |
| | | , , | | | P65F | P64F | P63F | P62F | P61F | P60F |
| D.CEG | DODE | | | $\overline{}$ | РОЭГ | P04F | • | • | POIF | P00F |
| P6FC | PORT6 | 15H | | | | | | W o | | |
| | Function | (D 1-:1-:4 | | | 0 | 0 | 0 | 0 | 0 | 0 |
| | | (Prohibit RWM) | Always | write 0 | 0: PORT | 0: PORT |
| | | KWM) | | | 1: EA25 | 1: EA24 | 1: /CS3 | 1: /CS2 | 1: /CS1 | 1: /CS0 |
| | | | P67F2 | P66F2 | P65F2 | P64F2 | | P62F2 | | |
| | | 1BH | | V | V | | | W | | |
| | PORT6 | 1511 | | (|) | | | 0 | | |
| P6FC2 | | (Prohibit | 0: <p67f></p67f> | 0: <p66f></p66f> | 0: <p65f></p65f> | 0: <p64f></p64f> | Always | 0: <p62f></p62f> | | |
| | Function2 | RWM) | 1:/CS2E | 1: /CS2D | 1: /CS2C | 1: /CS2B | write 0 | 1: /CS2A | Always | write 0 |
| | | | 1./CDZE | 1.70525 | | | witte o | | | |
| | | | P77C | P76C | P75C | P74C | P73C | P72C | P71C | P70C |
| P7CR | PORT7 | 16H | | | | | V | _ | | |
| | Control | (Prohibit | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | | RWM) | | | 0: | IN 1: OUT | | | | |
| | | | P77F | P76F | P75F | P74F | P73F | P72F | P71F | P70F |
| P7FC | PORT7 | 17H | | | | V | V | | | |
| | Function | | 0 | 0 | 0 | 0 | | 0 | 0 | 0 |
| | | | 0:PORT | MSK logic | 0: PORT | 0: PORT |
| | | (Prohibit | 1:VEECLK | select | | | | 1: SCL | 1: SDA/SO | 1: SCK |
| | | RWM) | | 0: CLK by "1" | | | | | | |
| | | | | 1: CLK by "0" | | | | | | |
| | | 1 | | | P75F2 | P74F2 | P73F2 | P72F2 | P71F2 | P70F2 |
| P7FC2 | PORT7 | 1CH | | | | W | | | | |
| | | 1 | | | 0 | 0 | 0 | 0 | 0 | 0 |
| | Function2 | | | | | 0: <p74f></p74f> | 0: <p73f></p73f> | | 0: <p71f></p71f> | SIO0/RXD0 |
| | | (Prohibit | | | 1: /CSEXA | | 1: /CS2F | | 1: OPTTX0 | PIN SELECT (|
| | | RWM) | | | | | | | | RXD0(PC1) |
| | | | | | | | | | | 1: PTRX0(P70) |
| | | | | | | | | | | |
| | | | | | | <u> </u> | | <u> </u> | | <u> </u> |

I/O Port Control (2/2)

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|--------|-----------|-----------|----------------|--------------|-----------|-------------|--------------|-----------|----------------------|-----------|
| | | | | | | | | ODEP72 | ODEP71 | |
| P7ODE | PORT7 | 1FH | | | | | | , | W | |
| | Open | | | | | | | 0 | 0 | |
| | Drain | (Prohibit | | | | | | 0: 3S | TATE | |
| | | RWM) | | | | | | 1: Ope | n Drain | |
| | | | P97F | P96F | P95F | P94F | P93F | P92F | P91F | P90F |
| P9FC | PORT9 | 1DH | | | | V | W | | | |
| | Function | (Prohibit | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | | RWM) | | | 0: KEY- | IN DISABLE | , 1:KEY-IN 1 | ENABLE | | |
| | | | PA7F | PA6F | PA5F | PA4F | PA3F | PA2F | PA1F | PA0F |
| PAFC | PORTA | 21H | | | | 7 | W | | | |
| | Function | (Prohibit | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | | RWM) | | | 0: CMOS (| OUTPUT , 1: | OPEN-DRAI | N OUTPUT | | |
| | | | | PB6C | PB5C | PB4C | PB3C | PB2C | PB1C | PB0C |
| PBCR | PORTB | 24H | | | | · | W | | | _ |
| | Control | (Prohibit | | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | | RWM) | | | | 0: IN | 1: OUT | | | |
| | | | | PB6F | PB5F | PB4F | PB3F | PB2F | PB1F | |
| PBFC | PORTB | 25H | | W | W | W | W | W | W | |
| | Function | tion | | 0 | 0 | 0 | 0 | 0 | 0 | |
| | | (Prohibit | | 0: PORT | 0: PORT | 0: PORT | 0: PORT | 0: PORT | 0: PORT | |
| | | RWM) | | 1: INT3 | 1: INT2 | 1: INT1 | 1: INT0 | | 1: TA1OUT | |
| | роржа | 26H | | | PC5C | PC4C | PC3C | PC2C | PC1C | PC0C |
| PCCR | PORTC | (Prohibit | | 1 | 0 | 0 | W 0 | 0 | 0 | |
| | Control | RWM) | | | U | | 1: OUT | . 0 | 0 | 0 |
| | | K ((IVI) | | | PC5F | 0. IN | PC3F | PC2F | | PC0F |
| | | | | | W | | W | W W | | W |
| PCFC | PORTC | 27H | | | 0 | | 0 | 0 | | 0 |
| | Function | (Prohibit | | | 0: PORT | | 0: PORT | 0: PORT | | 0: PORT |
| | | RWM) | | | 1 : SCLK1 | | 1: TXD1 | 1 : SCLK0 | | 1: TXD0 |
| | | 10.7777 | | | | | ODEPC3 | | | ODEPC0 |
| PCODE | PORTC | 28H | | | | | W | | | W |
| TCODE | Open | 2011 | | | | | 0 | | | 0 |
| | Drain | (Prohibit | | | | | 0: CMOS | | | 0: CMOS |
| | | RWM) | | | | | 1:Open | | | 1:Open |
| | | , | | | | | Drain | | | Drain |
| | | | PD7F | PD6F | PD5F | PD4F | PD3F | PD2F | PD1F | PD0F |
| PDFC | PORTD | 2AH | W | W | W | W | W | W | W | W |
| IDIC | Function | 27111 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | 1 unction | (Prohibit | 0: PORT | 0: PORT | 0: PORT | 0: PORT | 0: PORT | 0: PORT | 0: PORT | 0: PORT |
| | | RWM) | 1:MLDALM | 1: /ALARM | | 1: DOFFB | 1: DLEBCD | 1:D3BFR | 0: POR 1 1: D2BLP | 1: D1BSCP |
| | | , | 1.11112/111111 | 1.,7112/1KWI | 1.50001 | 1. 2011 | DLEBCD | I.DJBI K | 1. 52551 | 1. 515501 |

(3) Interrupt Control (1/3)

| Crumb at | Ī | A ddmass | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----------|-----------|----------|----------------|----------|---------------------|--------|----------------|----------|---------------------|-----------|
| Symbol | Name | Address | / | | | 1 4 | 3 | | 1 | U |
| INTE- | Interrupt | 0011 | IADC | IADM2 | IADM1 | IADM0 | IOC | IOM2 | IOM1 | 10140 |
| 0AD | Enable | 90H | IADC R | IADNIZ | R/W | IADMO | IOC R | 101012 | R/W | I0M0 |
| OTID | 0 & A/D | | 0 | 0 | 0 K/W | 0 | 0 | 0 | 0 | 0 |
| | 0 6 7 7 1 | | 1: INTAD | | Interrupt leve | | 1: INT0 | | Interrupt leve | |
| | | | 1.11(171) | | T2 | | 1. 11(10 | IN | - | |
| INTE12 | Interrupt | 91H | I2C | I2M2 | I2M1 | I2M0 | I1C | I1M2 | I1M1 | I1M0 |
| INTELL | Enable | 9111 | R | 121112 | R/W | 121110 | R | 111/12 | R/W | 111110 |
| | 2/1 | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | | | 1: INT2 | | Interrupt leve | ·1 | 1: INT1 | | Interrupt leve | |
| | | | | INTA | ALM4 | | | IN | T3 | |
| INTE3-A | Interrupt | 92H | IA4C | IA4M2 | IA4M1 | IA4M0 | I3C | I3M2 | I3M1 | I3M0 |
| LM4 | Enable | 7211 | R | | R/W | • | R | | R/W | |
| | 3 & ALM4 | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | | | 1:INTALM4 | | Interrupt leve | 1 | 1: INT3 |] | Interrupt leve | |
| | | | | INTA | ALM1 | | | INTA | LM0 | |
| INTE-A | Interrupt | 93H | IA1C | IA1M2 | IA1M1 | IA1M0 | IA0C | IA0M2 | IA0M1 | IA0M0 |
| LM01 | Enable | | R | | R/W | | R | | R/W | |
| | ALM0/1 | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | | | 1:INTALM1 | | Interrupt leve | 1 | 1:INTALM0 | | Interrupt leve | l |
| | | | | INTA | ALM3 | | | INTA | LM2 | |
| INTE-A | Interrupt | 94H | IA3C | IA3M2 | IA3M1 | IA3M0 | IA2C | IA2M2 | IA2M1 | IA2M0 |
| LM23 | Enable | | R | | R/W | | R | | R/W | |
| | ALM2/3 | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | | | 1:INTALM3 | | Interrupt leve | 1 | 1:INTALM2 | | Interrupt leve | |
| | Interrupt | | ļ | INTTA1 | (TMRA1) | | | INTTA0 (| TMRA0) | |
| INTE- | Enable | 95H | ITA1C | ITA1M2 | ITA1M1 | ITA1M0 | ITA0C | ITA0M2 | ITA0M1 | ITA0M0 |
| TA01 | Timer A | | R | | R/W | | R | | R/W | |
| | 1/0 | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | | | 1: INTTA1 | | Interrupt leve | el | 1: INTTA0 | | Interrupt leve | |
| | Interrupt | | TT 1 2 G | | (TMRA5) | | TT 1 2 G | INTTA2 (| | W . 23.50 |
| INTE- | Enable | 96H | ITA3C | ITA3M2 | ITA3M1 | ITA3M0 | ITA2C | ITA2M2 | ITA2M1 | ITA2M0 |
| TA23 | Timer A | | R | 0 | R/W | | R | 0 | R/W | 0 |
| | 3/2 | | 0 1: INTTA3 | 0 | 0 Interrupt leve | 0 | 0 1: INTTA2 | 0 | 0 Interrupt leve | 0 |
| | | | 1. HVI IA3 | | KEY | 4 | 1. 1111 1712 | INT | _ | 1 |
| INTE-RT | Interrupt | 0711 | IKC | IKM2 | IKM1 | IKM0 | IRC | IRM2 | IRM1 | IRM0 |
| CKEY | Enable | 97H | R | IIXIVI Z | R/W | INIVIU | R R | INIVIZ | R/W | INIVIU |
| CILL I | RTC & | | 0 | 0 | 0 | 0 | 0 | 0 | 0 0 | 0 |
| | KEY | | 1: | | Interrupt leve | | 1: INTRTC | | nterrupt level | |
| | | | INTKEY | | menupi ieve | • | 1. 11/1/1/ | | merrupt iever | |
| | l | | | | | | i . | | | |

(3) Interrupt Control (2/3)

| (3 | / | · · · · · · · · · · · · · · · · · · · | Onti O1 (2/3) | <u> </u> | | | | | | |
|---------|-----------|---------------------------------------|---------------|----------|----------------|--------|-----------|--------|----------------|--------|
| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | | | INT | TX0 | | | INT | RX0 | |
| INTES0 | Interrupt | 98H | ITX0C | ITX0M2 | ITX0M1 | ITX0M0 | IRX0C | IRX0M2 | IRX0M1 | IRX0M0 |
| | Enable | | R | | R/W | | R | | R/W | |
| | Serial 0 | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | | | 1: INTTX0 | | Interrupt leve | 1 | 1: INTRX0 | | Interrupt leve | 1 |
| | | | | INT | TX1 | | | INT | RX1 | |
| INTES1 | Interrupt | 99H | ITX1C | ITX1M2 | ITX1M1 | ITX1M0 | IRX1C | IRX1M2 | IRX1M1 | IRX1M0 |
| | Enable | | R | | R/W | | R | | R/W | |
| | Serial 1 | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | | | 1:INTTX1 | | Interrupt leve | 1 | 1:INTRX1 | | Interrupt leve | 1 |
| | Interrupt | | INTS2 | | | | | IN | ΓS2 | |
| INTES2 | Enable | 9AH | ILCD2C | ILCDM2 | ILCDM1 | ILCDM0 | IS2C | IS2M2 | IS2M1 | IS2M0 |
| LCD | Serial 2 | | R | | R/W | | R | | R/W | |
| | /LCD | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | , | | 1:INTLCD | | Interrupt leve | 1 | 1:INTS2 | | Interrupt leve | l |
| | Interrupt | | | INT | INTTC1 | | | INT | TC0 | |
| INTETC- | Enable | 9BH | ITC1C | ITC1M2 | ITC1M1 | ITC1M0 | ITC0C | ITC0M2 | ITC0M1 | ITC0M0 |
| 01 | TC0/1 | | R | | R/W | _ | R | | R/W | |
| | | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | Interrupt | | | INT | TC3 | | | ITC | 2M0 | |
| INTETC- | Enable | 9CH | ITC3C | ITC3M2 | ITC3M1 | ITC3M0 | ITC2C | ITC2M2 | ITC2M1 | ITC2M0 |
| 23 | TC2/3 | | R | | R/W | | R | | R/W | |
| | | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | Interrupt | | | IN | ΓP1 | | | IP0 | M0 | • |
| INTEP01 | Enable | 9DH | IP1C | IP1M2 | IP1M1 | IP1M0 | IP0C | IP0M2 | IP0M1 | IP0M0 |
| | PC0/1 | | R | | R/W | | R | | R/W | |
| | | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

(3) Interrupt Control (3/3)

| 0 |
|-----------|
| |
| MA0V0 |
| |
| 0 |
| |
| MA1V0 |
| |
| 0 |
| |
| MA2V0 |
| |
| 0 |
| |
| MA3V0 |
| |
| 0 |
| |
| CLRV0 |
| |
| _ |
| |
| MAR0 |
| R/W |
| 0 |
| |
| MAB0 |
| R/W |
| 0 |
| |
| MIREE |
| W |
| 0 |
| Operation |
| en on |
| MI rising |
| ge |
| 1. |

(4) Chip Select/Wait Control (1/2)

| | | | | | - | | | - | | |
|--------|----------------------|-----------|--------|---------|--------------|---------------|----------------|-----------------------|--------------|-------|
| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | | B0E | | B00M1 | B00M0 | B0BUS | B0W2 | B0W1 | B0W0 |
| B0CS | Block 0 | СОН | W | | W | W | W | W | W | W |
| | CS/WAIT | | 0 | | 0 | 0 | 0 | 0 | 0 | 0 |
| | control | | 0: DIS | | 00: ROM/S | RAM | Data bus | 000: 2WAI | 100: Reserv | ed ed |
| | Register | (Prohibit | 1: EN | | 01: | | width | 001: 1WAIT 101: 3WAIT | | |
| | | RMW) | | | 10: R | eserved | 0: 16 bit | 010: 1 + NV | VAIT 110: 4V | VAIT |
| | | | | | 11: J | | 1: 8 bit | 011: 0WAI | T 111: 8W | AIT |
| | | | B1E | | B10M1 | B10M0 | B1BUS | B1W2 | B1W1 | B1W0 |
| B1CS | Block 1 | C1H | W | | W | W | W | W | W | W |
| | CS/WAIT | | 0 | | 0 | 0 | 0 | 0 | 0 | 0 |
| | control | | 0: DIS | | 00: ROM/S | RAM | Data bus | 000: 2WAI | 100: Reserv | red |
| | Register | | 1: EN | | 01: | | width | 001: 1WAI | T 101: 3W | AIT |
| | | (Prohibit | | | 10: R | eserved | 0: 16 bit | 010: 1 + NV | VAIT 110: 4V | VAIT |
| | | RMW) | | | 11: J | | 1: 8 bit | 011: 0WAI | 111: 8W | AIT |
| | | | B2E | B2M | B20M1 | B20M0 | B2BUS | B2W2 | B2W1 | B2W0 |
| B2CS | Block 2 | С2Н | W | W | W | W | W | W | W | W |
| | CS/WAIT | | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | control | | 0: DIS | 0: 16 M | 00: ROM/S | RAM | Data bus | 000: 2WAI | 100: Reserv | red |
| | Register | | 1: EN | Area | 01: | | width | 001: 1WAI | T 101: 3W | AIT |
| | | (Prohibit | | 1: Area | 10: | eserved | 0: 16 bit | 010: 1 + NV | VAIT 110: 4V | VAIT |
| | | RMW) | | set | ر 11: | | 1: 8 bit | 011: 0WAI | T 111: 8W | AIT |
| | | | B3E | | B30M1 | B30M0 | B3BUS | B3W2 | B3W1 | B3W0 |
| B3CS | Block 3 | СЗН | W | | W | W | W | W | W | W |
| | CS/WAIT | | 0 | | 0 | 0 | 0 | 0 | 0 | 0 |
| | control | | 0: DIS | | 00: ROM/S | RAM | Data bus | 000: 2WAI | 100: Reserv | ed ed |
| | Register | | 1: EN | | 01: | | width | 001: 1WAI | T 101: 3W | AIT |
| | | (Prohibit | | | 10: | eserved | 0: 16 bit | 010: 1 + NV | VAIT 110: 4V | VAIT |
| | | RMW) | | | 11: J | | 1: 8 bit | 011: 0WAI | 111: 8W | AIT |
| | | | | | | | BEXBUS | BEXW2 | BEXW1 | BEXW0 |
| BEXCS | External | С7Н | | | ļ | | W | W | W | W |
| | CS/WAIT | | | | | | 0 | 0 | 0 | 0 |
| | control | | | | | | Data bus | 000: 2WAI | 100: Reserv | red |
| | Register | | | | | | width | 001: 1WAI | T 101: 3W | AIT |
| | | (Prohibit | | | | | 0: 16 bit | 1 | VAIT 110: 4V | |
| | | RMW) | | | | | 1: 8 bit | 011: 0WAI | 111: 8W | AIT |
| | Memory | | S23 | S22 | S21 | S20 | S19 | S18 | S17 | S16 |
| MSAR0 | Start | C8H | | | | | W | | | |
| | Address | | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| | Reg0 | | | | | | A23 to A16 | | | |
| | Memory | | V20 | V19 | V18 | V17 | V16 | V15 | V14~9 | V8 |
| MAMR0 | Address | С9Н | | | | R/ | W | | | |
| | Mask Reg0 | | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| | | | | | CS0 area siz | e 0: ena | ble to address | comparison | | |
| | Memory | | S23 | S22 | S21 | S20 | S19 | S18 | S17 | S16 |
| MSAR1 | Start | САН | | | | R/ | W | | | |
| | Address | | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| | Reg1 | | | | | Start address | s A23 to A16 | | | |
| | M | | V21 | V20 | V19 | V18 | V17 | V16 | V15~9 | V8 |
| MAMR1 | Memory | СВН | | | | R | W | | | |
| | Address Mask Pagi | 2211 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | |
| | Mask Reg1 | | | | CS0 area siz | e 0: ena | ble to address | comparison | | |
| | | | | | | | | | | |

Chip Select/Wait Control (2/2)

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
|---------|-------------------|------------------|-----|-----------------------------------------------|--------------|---------------|----------------|------------|-----|-----|--|--|--|
| | Memory | | S23 | S22 | S21 | S20 | S19 | S18 | S17 | S16 | | | |
| MSAR2 | Start | ССН | | | | R/ | W | | | | | | |
| WISAK2 | Address | ССП | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | | | |
| | Reg2 | | | Start address A23 to A16 | | | | | | | | | |
| | | | V22 | V21 | V20 | V19 | V18 | V17 | V16 | V15 | | | |
| MAMR2 | Memory Address | CDH | | | | R/ | W | | | | | | |
| WIAWIKZ | Mask Reg2 | СБП | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | | | |
| | Wask Reg2 | | | CS0 area size 0: enable to address comparison | | | | | | | | | |
| | Memory | | S23 | S22 | S21 | S20 | S19 | S18 | S17 | S16 | | | |
| MSAR3 | Start | CEII | | R/W | | | | | | | | | |
| WISAKS | Address | CEH | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | | | |
| | Reg3 | | | | | Start address | A23 to A16 | | | | | | |
| | | | V22 | V21 | V20 | V19 | V18 | V17 | V16 | V15 | | | |
| MAMR3 | - | emory ddress CFH | | | | R/ | W | | | | | | |
| MANIKS | Mask Reg3 | | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | | | |
| | Widsk Regs | | | | CS0 area siz | e 0: ena | ble to address | comparison | | | | | |

(5) Clock Gear (1/2)

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|--------|------------------|---------|------------|---------------------|---------------------|-------------------|------------------|---------------|----------------------|--------------|--|
| | | | XEN | XTEN | RXEN | RXTEN | RSYSCK | WUEF | PRCK1 | PRCK0 | |
| SYSCR0 | System Clock | E0H | | | | R/V | W | | | | |
| | Control Register | | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | |
| | 0 | | High- | Low- | High-frequenc | Low-frequenc | Select clock | Warm-up | Select prescale | r clock | |
| | | | frequency | frequency | y oscillator (fc) | y oscillator (fs) | after release of | timer | 00: f _{FPH} | | |
| | | | | oscillator (fs) | after release | after release of | STOP Mode | 0 write: | 01: reserved | | |
| | | | 0: stopped | 0: stopped | of STOP Mode | STOP Mode | 0: fc | Don't care | 10: fc/16 | | |
| | | | | 1: oscillation | 0: stopped | 0: stopped | 1: fs | 1 write: | 11: reserved | | |
| | | | | | 1: oscillation | 1: oscillation | | start timer | | | |
| | | | | | • | | | 0 read: end | | | |
| | | | | | | | | warm-up | | | |
| | | | | | | | | 1 read: | | | |
| | | | | | | | | not end | | | |
| | | | | | | | | warm-up | | | |
| | | | | | | | SYSCK | GEAR2 | GEAR1 | GEAR0 | |
| SYSCR1 | System Clock | E1H | | | | | | R/W | | | |
| | Control | | | | | | 0 | 1 | 0 | 0 | |
| | Register 1 | | | | | | System | High-frequer | ncy gear value | selection | |
| | | | | | | | clock | (fc) | , , | | |
| | | | | | | | selection | 000: fc | | | |
| | | | | | | | 0: fc | 001: fc/2 | | | |
| | | | | | | | 1: fs | 010: fc/4 | | | |
| | | | | | | | (Note 2) | 011: fc/8 | | | |
| | | | | | | | | 100: fc/16 | | | |
| | | | | | | | | 101: (reserve | ed) | | |
| | | | | | | | | 110: (reserve | ed) | | |
| | | | | | | | | 111: (reserve | ed) | | |
| _ | | | | SCOSEL | WUPTM1 | WUPTM0 | HALTM1 | HALTM0 | | DRVE | |
| SYSCR2 | System Clock | E2H | | R/W | R/W | R/W | R/W | R/W | | R/W | |
| | Control | | _ | 0 | 1 | 0 | 1 | 1 | | 0 | |
| | Register 2 | | | 0: fs | Warming-up | time | 00: reserved | | <drive></drive> | 1: Drive the | |
| | | | | 1: f _{FPH} | 00: reserved | | 01: STOP M | ode | Mode | pin in | |
| | | | | ттп | 01: 28/inputt | frequency | 10: IDLE1 M | | Select | STOP/ | |
| | | | | | 10: 214 | | 11: IDLE2 M | Iode | 0:STOP | Mode | |
| | | | | | 11: 2 ¹⁶ | | | | 1:IDLE | | |

TOSHIBA TMP91C815

(5) Clock Gear (2/2)

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|--------|------------------------------|---------|------------|--------------|-----------------------------|-------------|------------|------------------|----------------|----------------|
| | | | PROTECT | TA3LCDE | | | | EXTIN | DRVOSCH | DRVOSCL |
| EMCCR0 | EMC | ЕЗН | R | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| | Control | | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 |
| | Register 0 | | Protection | LCDC | Always write | Always | e | 1: fc is | fc oscillator | fs oscillator |
| | | | flag | Source clk | 1 | write 0 | | external | drivability | drivability |
| | | | 0: OFF | 0: 32KHz | | | | clock. | 1: Normal | 1: Normal |
| | | | 1: ON | 1: TA3OUT | | | | | 0: Weak | 0: Weak |
| EMCCR1 | EMC Control Register 1 | Е4Н | | | n writes in 1 ^s | T-KEY:EMC | , | | | |
| EMCCR2 | EMC Control Register 2 | Е5Н | (| Continuation | writes in 2 ND - | KEY:EMCC | R1=A5H, EM | ICCR2=5AH | • | |
| | | | | ENFROM | ENDROM | ENPROM | | FFLAG | DFLAG | PFLAG |
| EMCCR3 | EMC | Е6Н | | R/W | R/W | R/W | | R/W | R/W | R/W |
| | Control | | | 0 | 0 | 0 | | 0 | 0 | 0 |
| | Register 3 | | | CS1A | CS2B-2G | CS2A | | CS1A | CS2B-2G | CS2A |
| | | | | area detect | area detect | area detect | | Write | Write | Write |
| | | | | enable | Enable | enable | | operation flag | operation flag | operation flag |
| | | | | 0:disable | 0:disable | 0:disable | | When reading | When v | vriting |
| | | | | 1:enable | 1:enable | 1:enable | | "0": not written | "0" : cle | ear flag |
| | | | | | | | | "1": written | | |

Note: EMCCR1

If protection is on, write operations to the following SFRs are not possible.

1. CS/WAIT control

B0CS, B1CS, B2CS, B3CS, BEXCS, MSAR0, MSAR1, MSAR2, MSAR3, MAMR0, MAMR1, MAMR2, and MAMR3

2. MMU

LOCAL0/1/2/3

- 3. Clock Gear (EMCCR1, 2 can be written to) SYSCR0, SYSCR1, SYSCR2 and EMCCR0
- 4. DFM DFMCR0, DFMCR1

(6) DFM (clock doubler)

| Symbol | Name | Address | | 7 | | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|--------|------------|---------|----|------|---------|------------------|----------------|---------------------------------------|--------------|--------------|-----|-----|
| | | | 1 | ACT1 | | ACT0 | DLUPFG | DLUPTM | | | | |
| DFMCR0 | DFM | E8H | | R/W | | R/W | R | R/W | | | | |
| | Control | | | 0 | | 0 | 0 | 0 | | | | |
| | Register 0 | | | DFM | LUP | f_{FPH} | Lock-up flag | Lock-up time | | | | |
| | | | 00 | STOP | STOP | fosch | 0: End LUP | 0: 2 ^{12/} f _{OSCH} | | | | |
| | | | 01 | RUN | RUN | fosch | 1: Do not end | 1: 2 ^{10/} f _{OSCH} | | | | |
| | | | 10 | RUN | STOP | f_{DFM} | LUP | | | | | |
| | | | 11 | RUN | STOP | fosch | | | | | | |
| | | | | | | | | | | | | |
| DFMCR1 | DFM | Е9Н | | R/W | \perp | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| | Control | | | 0 | | 0 | 0 | 1 | 0 | 0 | 1 | 1 |
| | Register 1 | | | | | | | DFM co | rrection | | | |
| | | | | | | Ir | nput frequency | y 4 ~ 6.75MH | z (@2.7-3.6V |): write 0Bl | Н | |
| | | | | | | In | put frequency | 1 ~ 2.5MHz | (@2.0V ±109 | %): write 1B | Н | |

(7) 8-Bit Timer

(7-1) TMRA01

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
|---------|------------|-----------|---------------|--------|-----------------|----------|--------------------|-------------|------------------|-----------|--|--|
| | | | TA0RDE | | | | I2TA01 | TA01PRUN | TA1RUN | TA0RUN | | |
| TA01- | Timer | 100H | R/W | | | | R/W | R/W | R/W | R/W | | |
| RUN | RUN | | 0 | | | | 0 | 0 | 0 | 0 | | |
| | | | Double | | | | IDLE2 | 8-Bit Timer | Run/Stop co | ntrol | | |
| | | | Buffer | | | | 0: Stop | 0: Stop & | t Clear | | | |
| | | | 0: Disable | | | | 1: Operate | 1: Run (c | count up) | | | |
| | | | 1: Enable | | | | | | | | | |
| | 8-Bit | 102H | | | | | - | | | | | |
| TA0REG | Timer | (Prohibit | | W | | | | | | | | |
| | Register 0 | RMW) | Undefined | | | | | | | | | |
| | 8-Bit | 103H | - | | | | | | | | | |
| TA1REG | Timer | (Prohibit | W | | | | | | | | | |
| | Register 1 | RMW) | | | | Uno | defined | | | | | |
| | | | TA01M1 | TA01M0 | PWM01 | PWM00 | TA1CLK1 | TA1CLK0 | TA0CLK1 | TA0CLK0 | | |
| | 8-Bit | | | | | I | R/W | | | | | |
| TA01- | Timer | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | |
| MOD | Source | 104H | 00: 8-Bit Tir | ner | 00: Reserve | | 00: TA0TR0 | 3 | 00: TA0IN p | oin | | |
| | CLK & | | 01: 16-Bit Ti | imer | $01: 2^6 - 1$ F | WM cycle | 01: | | 01: ¢ T1 | | | |
| | MODE | | 10: 8-Bit PP | | $10: 2^7 - 1$ | | 10: фT16 | | 10: \$ T4 | | | |
| | | | 11: 8-Bit PW | /M | $11: 2^8 - 1$ | | 11: \$ T256 | , | 11: ¢ T16 | | | |
| | | | | | | | TAFF1C1 | TAFF1C0 | TAFF1IE | TAFF1IS | | |
| TA1FFCR | 8-Bit | 105H | | | | | W | 7 * | | /W | | |
| | Timer | | | | | | 1 | 1 | 0 | 0 | | |
| | Flip-Flop | | | | | | 00: Invert T | | 1: TA1FF | 0: TMRA0 | | |
| | Control | | | | | | 01: Set TA1 | | Invert | 1: TMRA1 | | |
| | | | | | | | 10: Clear TA | | Enable | inversion | | |
| | | | | | | | 11: Don't ca | ıre | | | | |

(7-2) TMRA23

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
|---------|------------|---------|---------------|--------------|-----------------|----------|------------------|-------------|-------------------|-----------|--|--|
| | | | TA2RDE | | | | I2TA23 | TA23PRUN | TA3RUN | TA2RUN | | |
| TA23-R | Timer | 108H | R/W | | | | R/W | R/W | R/W | R/W | | |
| UN | RUN | | 0 | | | | 0 | 0 | 0 | 0 | | |
| | | | Double | | | | IDLE2 | 8-Bit Times | r Run/Stop co | ntrol | | |
| | | | Buffer | | | | 0: Stop | 0: Stop & | k Clear | | | |
| | | | 0: Disable | | | | 1: Operate | 1: Run (c | count up) | | | |
| | | | 1: Enable | | | | | | | | | |
| | 8-Bit | | | - | | | | | | | | |
| TA2REG | Timer | 10AH | | | | | W | | | | | |
| | Register 0 | (RMW 禁) | | Undefined | | | | | | | | |
| | 8-Bit | | | - | | | | | | | | |
| TA3REG | Timer | 10BH | | W | | | | | | | | |
| | Register 1 | (RMW 禁) | | | Undefined | | | | | | | |
| | | | TA23M1 | TA23M0 | PWM21 | PWM20 | TA3CLK1 | TA3CLK0 | TA2CLK1 | TA2CLK0 | | |
| TA23-M | 8-Bit | 10CH | | | | | R/W | | | | | |
| OD | Timer | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | |
| | Source | | 00: 8-Bit Tir | ner | 00: Reserved | | 00: TA2TRG | | 00: Reserved | l | | |
| | CLK & | | 01: 16-Bit T | | $01: 2^6 - 1$ P | WM cycle | 01: φT1 | | 01: φT1 | | | |
| | MODE | | 10: 8-Bit PP | | $10: 2^7 - 1$ | | 10: ¢ T16 | | 10: ¢ T4 | | | |
| | | | 11: 8-Bit PV | VM | $11: 2^8 - 1$ | _ | 11: φT256 | , | 11: \$ T16 | | | |
| | 8-Bit | | | | | | TAFF3C1 | TAFF3C0 | TAFF3IE | TAFF3IS | | |
| TA3FFCR | Timer | 10DH | | | ļ | ļ | | /* | | /W | | |
| | Flip-Flop | | | | | | 1 | 1 | 0 | 0 | | |
| | Control | | | | | | 00: Invert TA | | 1: TA3FF | 0: TMRA2 | | |
| | | | | | | | 01: Set TA3F | - | Invert | 1: TMRA3 | | |
| | | | | | | | 10: Clear TA | | Enable | inversion | | |
| | | | | | | | 11: Don't car | e | | | | |

(8) UART/Serial Channel (1/2)

(8-1) UART/SIO Channel 0

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|--------|---------------|---------|--------------|----------------------------------|------------------|-----------------------------|---------------|--------------------|--------------|------------------------|
| | Serial | | RB7/TB7 | RB6/TB6 | RB5/TB5 | RB4/TB4 | RB3/TB3 | RB2/TB2 | RB1/TB1 | RB0/TB0 |
| SC0BUF | Channel 0 | 200H | | | R (| (Receiving)/W | / (Transmissi | on) | | |
| | Buffer | | | | | Unde | fined | | | |
| | | | RB8 | EVEN | PE | OERR | PERR | FERR | SCLKS | IOC |
| | Serial | | R | R/ | W | R (Cleared to 0 by reading) | | | R/ | W |
| SC0CR | Channel 0 | 201H | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | Control | | Receiving | Parity 0: Odd | 1: Parity | | 1: Error | | 0:SCLK0↑ | 1: Input |
| | | | data bit 8 | 0: Odd 1: Even | Enable | Over Run | Parity | Framing | 1:SCLK0↓ | SCLK0 pin |
| | | | TB8 | CTSE | RXE | WU | SM1 | SM0 | SC1 | SC0 |
| | | | | | | R/ | W | | | |
| | Serial | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| SC0- | Channel 0 | 202H | Transmission | 1: CTS | 1: Receive | 1: Wake-up | 00: I/O Inter | face | 00: TA0TR0 | 3 |
| MOD0 | Mode0 | 20211 | data bit 8 | Enable | Enable | Enable | 01: UART 7 | -Bit | 01: baud rat | e generator |
| | | | | | | | 10: UART 8 | -Bit | 10: internal | clock f _{SYS} |
| | | | | | | | | 11: external clock | | |
| | | | | | | | | | SCLK0 | |
| | | | | BR0ADD | BR0CK1 | BR0CK0 | BR0S3 | BR0S2 | BR0S1 | BR0S0 |
| | | | | | | R/ | | | | |
| | Baud Rate | | 0 | 0 | |) | 0 | 0 | 0 | 0 |
| BR0CR | Control | 203H | | 1: (16-K)/16 | 00: \$ T0 | | | Set the divi | - | |
| | | | write 0. | divided | 01: φT2 | | | 0 t | o F | |
| | | | | Enable | 10: \$ T8 | | | | | |
| | | | | | 11: \psiT32 | | | | | |
| | Serial | | | | | | BR0K3 | BR0K2 | BR0K1 | BR0K0 |
| BR0-AD | Channel 0 | 204H | | | | | | R/ | | |
| D | K setting | 204H | | | | | 0 | 0 | 0 | 0 |
| | Register | | | | | | | | Rate0 K | |
| | | | 1000 | EDDVO | | | | 1 to | 0 F | |
| | | | I2S0 R/W | FDPX0 R/W | | | | | | |
| SC0-MO | SC0-MO Serial | | 0 | 0 | | | | | | |
| D1 | Channel 0 | 205H | IDLE2 | | | | | | | |
| | Mode1 | II | | I/O interface 1: Full Duplex | | | | | | |
| | | | | 1: Full Duplex 1: Half Duplex | | | | | | |
| | | | 1. Operate | D. Hall Duplex | | | | | | |

(8-2) IrDA

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|--------|---------------|---------|--------------|--------------|--------------|------------|--------------------------------------|---------------|-------------------------------|--------|--|
| Symbol | Symoor Traine | Address | PLSEL | RXSEL | TXEN | RXEN | SIRWD3 | SIRWD2 | SIRWD1 | SIRWD0 | |
| | | | R/W | R/W | R/W | R/W | R/W | | | | |
| | IrDA | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| SIRCR | | | Transmission | Receiving | Transmission | Receiving | Set the effective SIRRxD pulse width | | | | |
| | | | pulse width | Data | 0: Disable | 0: Disable | Pulse width | more than "2: | $x \times (\text{set value})$ | +1") | |
| | | | 0: 3/16 | 0: "H" pulse | 1: Enable | 1: Enable | Possible : 1 to 14 | | | | |
| | | | 1: 1/16 | 1: "L" pulse | | | Not possible: 0, 15 | | | | |

UART/Serial Channel (2/2)

(8-3) UART/SIO Channel1

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | |
|--------|---------------------|---------|--------------|--------------------------------|---------------------|------------|------------------------------|---------|-------------------------|-----------|--|--|--|--|
| | Serial | | RB7/TB7 | RB6/TB6 | RB5/TB5 | RB4/TB4 | RB3/TB3 | RB2/TB2 | RB1/TB1 | RB0/TB0 | | | | |
| SC1BUF | Channel 1 | 208H | | R (Receiving)/W (Transmission) | | | | | | | | | | |
| | Buffer | | | Undefined | | | | | | | | | | |
| | | | RB8 | EVEN | PE | OERR | PERR | FERR | SCLKS | IOC | | | | |
| | Serial Channel 1 | | R | R/ | W | R (Cle | ared to 0 by re | eading) | R/ | W | | | | |
| SC1CR | | 209H | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | | | |
| berek | Control | 20711 | Receiving | Parity | 1: Parity | | 1: Error | | 0: SCLK1↑ | 1: Input | | | | |
| | | | data bit 8 | 0: Odd | Enable | Over Run | Parity | Framing | 1: SCLK1↓ | SCLK1 pin | | | | |
| | | | | 1: Even | | | | | | | | | | |
| | | | TB8 | CTSE | RXE | WU | SM1 | SM0 | SC1 | SC0 | | | | |
| | | | | | | R/ | W | | | | | | | |
| SC1- | Serial | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | | | |
| MOD0 | Channel 1 | 20AH | Transmission | 1: CTS | 1: Receive | 1: Wake up | 00: I/O Interface 00: TA0TRO | | | | | | | |
| | Mode | | data bit 8 | Enable | Enable | Enable | 01: UART 7 | | 01: baud rate generator | | | | | |
| | | | | | | | 10: UART 8 | | 10: internal clo | | | | | |
| | | | | | | | 11: UART 9 | | 11: external clo | | | | | |
| | Baud Rate | 20ВН | | BR1ADD | BR1CK1 | BR1CK | BR1S3 | BR1S2 | BR1S1 | BR1S0 | | | | |
| | | | _ | | | R/ | | | | ! | | | | |
| BR1CR | | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | | | |
| DRICK | Control | | | 1: (16-K)/16 | | | Dividing value | | | | | | | |
| | | | 0. | divided | 01: φT2 | | 0 to F | | | | | | | |
| | | | | Enable | 10: φT8 11: φT32 | | | | | | | | | |
| | | | | | 11. ψ132 | | BR1K3 | BR1K2 | BR1K1 | BR1K0 | | | | |
| | Serial | | | | | | DKIKS | R/ | | DKIKU | | | | |
| BR1-AD | Channel 1 | 20CH | | | | | 0 | 0 | 0 | 0 | | | | |
| D | K setting | 20011 | | | | | | | ncy divisor K | | | | | |
| | Register | | | | | | , | 1 to | - | ` | | | | |
| | | | I2S1 | FDPX1 | | | | | | | | | | |
| | | | R/W | R/W | | | | | | | | | | |
| | Serial | | 0 | 0 | | | | | | | | | | |
| SC1-MO | Channel 1 | 20DH | IDLE2 | I/O interface | | | | | | | | | | |
| D1 | Mode1 | | | mode | | | | | | | | | | |
| | | | 1: Operate | 1: full Duplex | | | | | | | | | | |
| | | | | 0: Half Duplex | | | | | | | | | | |

(9) I²CBUS/Serial Interface

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
|--------------|------------|-----------------------|------------------------------|-----------------------|--------------------------------------------------|--------------------------------------------------|--------------------------------|------------------------------------------------|-------------------|---------------------|--|--|--|
| Бушоог | Tunic | ridaress | BC2 | BC1 | BC0 | ACK | | SCK2 | SCK1 | SCK0 | | | |
| SBI0CR1 | Serial Bus | 240H | 202 | 501 | 200 | | | | John | /SWRMON | | | |
| | Interface | (I2C Bus | | W | | R/W | | W | W | R/W | | | |
| | Control | Mode) | 0 | 0 | 0 | 0 | | 0 | 0 | 0 | | | |
| | Register 1 | | Number of tr | | | Acknowledge | | Setting for the o | | | | | |
| | | | 000: 8, 001: | | | Mode | | 000: 4, 001: 5, | | | | | |
| | | (Prohibit | 011: 3, 100: 110: 6, 111: | | | 0: Disable 1: Enable | | 011: 7, 100: 8, 110: 10, 111: (| | | | | |
| | | RMW) | 110.0, 111. | , | | 1. Landole | | 110. 10, 111. (| reserved) | • | | | |
| | | 240H (SIO | SIOS | SIOINH | SIOM1 | SIOM0 | | SCK2 | SCK1 | SCK0 /SWRMON | | | |
| | | Mode) | W | W | W | W | | W | W | R/W | | | |
| | | | 0 | 0 | 0 | 0 | | 0 | 0 | 0 | | | |
| | | | Transfer | Transfer | Transfer mod | e | | Setting for the o | livisor value n | | | | |
| | | (Prohibit | 0: Stop | 0: Continue | 00: 8-Bit Trai | nsmit Mode | | 000: 3, 001: 4, | 010:5 | | | | |
| | | RMW) | 1: Start | 1: Abort | 10: 8-Bit Ti | ransmit/Receive | | 011: 6, 100: 7, | 101:8 | | | | |
| | | KIVI VV) | | | Mode | | | 110: 9, 111: SO | CK pin | | | | |
| | | | | | 11: 8-Bit rece | | | | | | | | |
| SBI0- | SBI | 241H | RB7/TB7 | RB6/TB6 | RB5/TB5 | RB4/TB4 | RB3/TB3 | RB2/TB2 | RB1/TB1 | PB0/TB0 | | | |
| DBR | Buffer | (Prohibit | | | | R (receiving) | W (transmiss | ion) | | | | | |
| | Register | RMW) | | | | | | | | | | | |
| | | | SA6 | SA5 | SA4 | SA3 | SA2 | SA1 | SA0 | ALS | | | |
| I2C0AR | I2CBUS | 242H | W | W | W | W | R/W | R/W | R/W | R/W | | | |
| | Address | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | | |
| | Register | | | | | | | | | | | | |
| | | (Prohibit | Setting slave address recogn | | | | | | | | | | |
| | | RMW) | | Detting share address | | | | | | | | | |
| | | | | | | · | | | | 1: Disable | | | |
| | | | MST | TRX | BB | PIN | AL/SBIM1 | AAS/SBIM0 | | LRB/ | | | |
| SBIO- | Serial Bus | 243H | | | | | | | SWRST | SWRST0 | | | |
| CR2 | Interface | (I ² C bus | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | | | |
| (45.50 | Control | Mode) | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | | | |
| (SBIOSR) | Register 2 | | 0: Slave | 0: receiver | Bus status | INTS2 request | 1 | | | Lost receive | | | |
| | | (D1.:1.:4 | 1: Master | 1: transmit | monitor | monitor | detection | 1 | CALL detection | bit monitor 0: 0 | | | |
| | | (Prohibit | | | 0: Free 1: Busy | 0: Request 1: Cancel | monitor 1: Detect | monitor 1: Detect | monitor 1: Detect | 1: 1 | | | |
| | | RMW) | | | 1. Dusy | 1: Cancer | | | 1: Detect | 1. 1 | | | |
| | | 24211 | | _ | | | SIOF | SEF | | _ | | | |
| | | 243H | | | <u> </u> | | R | R | | | | | |
| | | (SIO | | | <u> </u> | | 0 | 0 | | | | | |
| | | Mode) | | | | | Transfer status | | | | | | |
| | | (D1.:1.:4 | | | | | monitor | status monitor | | | | | |
| | | (Prohibit RMW) | | | | | 0: stopped 1: terminated in | 0: stopped 1: terminated in | | | | | |
| | | KIVI W) | | | | | process | process | | | | | |
| | | | | I2SBI0 | | | process: | Process ——————————————————————————————————— | | | | | |
| SBIO- | Serial Bus | 244H | | R/W | | | | | | | | | |
| BR0 | Interface | | | 0 | <u> </u> | <u> </u> | | | | | | | |
| Baud Rate | | | Always | IDLE2 | | l | | | | | | | |
| | Register 0 | | - | 0: Abort | | | | | | | | | |
| | J | | witte U. | 1: Operate | | | | | | | | | |
| | | | P4EN | 1. Operate | | | | | | | | | |
| SBI0- | Serial Bus | 245H | | | \vdash | \vdash | | | | \vdash | | | |
| SB10- BR1 | | 243H | R/W | | | | | | | <u> </u> | | | |
| IAU | Interface | | 0 | | | | | | | | | | |
| | Baud Rate | | Internal Clock | | l | | | | | | | | |
| | Register 1 | | 0: Abort | | | | | | | | | | |
| | <u> </u> | | 1: Operate | | 1 | 1 | <u> </u> | | | | | | |

(10) A/D Converter

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|--------|----------------------------|---------|-----------|------------|-------|----------------|---------------|-------------|------------------------------------|-----------------------|--|
| | A/D | | EOCF | ADBF | - | ITM1 | ITM0 | REPEAT | SCAN | ADS | |
| ADMOD | MODE | 2B0H | I | ? | R/W | R/W | R/W | R/W | R/W | R/W | |
| 0 | Reg0 | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| | | | 1: End | 1: busy | | Interrupt in R | epeat Mode | 1: Repeat | 1: Scan | 1: Start | |
| | A/D | | VREFON | I2AD | | | ADTRGE | ADCH2 | ADCH1 | ADCH0 | |
| ADMOD | MODE | 2B1H | R/W | R/W | | | R/W | | R/W | | |
| 1 | Reg1 | | 0 | 0 | | | 0 | 0 | 0 | 0 | |
| | | | 1: VREF | IDLE2 | | | 1: Enable for | | Input channel | | |
| | | | On | 0: Abort | | | external | 000: AN0 AN | NO | | |
| | | | | 1: Operate | | | start | 001: AN1 AN | NO →AN1 | | |
| | | | | | | | | 010: AN2 AN | $N0 \rightarrow AN1 \rightarrow A$ | AN2 | |
| | | | | | | | | 011: AN3 AN | $N0 \rightarrow AN1 \rightarrow A$ | $AN2 \rightarrow AN3$ | |
| | | | | | | | | 100: AN4 AN | N4 | | |
| | | | | | | | | 101: AN5 AN | $N4 \rightarrow AN5$ | | |
| | | | | | | | | 110: AN6 AN | $N4 \rightarrow AN5 \rightarrow A$ | AN6 | |
| | | | | | | | | 111: AN7 AN | $N4 \rightarrow AN5 \rightarrow A$ | | |
| AD | AD Result | | ADR01 | ADR00 | | | | | | ADR0RF | |
| REG04L | EG04L Reg 0/4 low 2A0H | | I | | | <u> </u> | | | | R | |
| | | | Unde | | | | | | | 0 | |
| AD | AD Result | | ADR09 | ADR08 | ADR07 | ADR06 | ADR05 | ADR04 | ADR03 | ADR02 | |
| REG04H | Reg 0/4 | 2A1H | | R | | | | | | | |
| | high | | | | | Undefined | | | | | |
| AD | AD Result | | ADR11 | ADR10 | | | | | | ADR1RF | |
| REG15L | Reg 1/5 low | 2A2H | I | | | . | | | | R | |
| | | | | fined | | ! | | | | 0 | |
| AD | AD Result | | ADR19 | ADR18 | ADR17 | ADR16 | ADR15 | ADR14 | ADR13 | ADR12 | |
| REG15H | Reg 1/5 | 2A3H | | | | <u> </u> | ₹ | | | | |
| | high | | | | | Unde | efined | _ | _ | | |
| AD | AD Result | | ADR21 | ADR20 | | | | | | ADR2RF | |
| REG26L | Reg 2/6 low | 2A4H | I | | | | | | | R | |
| | | | Unde | | | | | | | 0 | |
| AD | AD Result | | ADR29 | ADR28 | ADR27 | ADR26 | ADR25 | ADR24 | ADR23 | ADR22 | |
| REG26H | Reg 2/6 | 2A5H | | | | I | 2 | | | | |
| | high | | Undefined | | | | | | | | |
| AD | AD Result | | ADR31 | ADR30 | | | | | | ADR3RF | |
| REG37L | Reg 3/7 low | 2A6H | | R | | | | | | R | |
| | | | | fined | | ļ | | | | 0 | |
| AD | AD Result | | ADR39 | ADR38 | ADR37 | ADR36 | ADR35 | ADR34 | ADR33 | ADR32 | |
| REG37H | Reg 3/7 | 2A7H | | | | R | | | | | |
| | high | | | | | Unde | efined | | | | |

(11) Watchdog Timer

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
|--------|---------|---------|--------|--------------------------------------------------------------------------------|--------|-------------|---------|------------|------------|--------------|--|--|--|
| | | | WDTE | WDTP1 | WDTP0 | | | I2WDT | RESCR | _ | | | |
| | WDT | | R/W | R/W | R/W | | | R/W | R/W | R/W | | | |
| WDMOD | MODE | 300H | 1 | 0 | 0 | | | 0 | 0 | 0 | | | |
| | Reg | | 1: WDT | 00: 215/f _{sys} | | | | IDLE2 | 1: RESET | Always write | | | |
| | | | Enable | 01: 2 ¹⁷ /f _{sys} | | | | 0: Abort | connect | 0. | | | |
| | | | | 10: 2 ¹⁹ /f _{sys} 11: 2 ²¹ /f _{sys} | | | | 1: Operate | internally | | | | |
| | | | | 11: 2 ²¹ /f _{sys} | | | | | WDT out | | | | |
| | | | | | | | | | to Reset | | | | |
| | | | | | | | | | pin | | | | |
| | | | | _ | | | | | | | | | |
| WDCR | WD | 301H | | | | V | V | | | | | | |
| | Control | | | _ | | | | | | | | | |
| | | | | | B1H: V | VDT Disable | 4EH: WD | T Clear | | | | | |

(12) RTC (Real-Time Clock)

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
|-----------|--------------|---------|---------|-----------|----------|----------|-----------|-----------|-----------|--------------|--|--|--|
| | | | | SE6 | SE5 | SE4 | SE3 | SE2 | SE1 | SE0 | | | |
| SECR | Second | 320H | | | | | R/W | | | | | | |
| | Reg | | | | | | Undefined | | | | | | |
| | | | "0" | 40 sec. | 20 sec. | 10 sec. | 8 sec. | 4 sec. | 2 sec. | 1 sec. | | | |
| | | | | MI6 | MI5 | MI4 | MI3 | MI2 | MI1 | MI0 | | | |
| MINR | Minute | 321H | | | • | | R/W | • | • | | | | |
| | Reg | | | Undefined | | | | | | | | | |
| | | | "0" | 40 min. | 20 min. | 10 min. | 8 min. | 4 min. | 2 min. | 1min. | | | |
| | | | | | HO5 | HO4 | НО3 | HO2 | HO1 | HO0 | | | |
| HOURR Hou | Hour | 322H | | | | • | R/ | W | | - | | | |
| | Reg | | | | | | Unde | fined | | | | | |
| | | | "0" | "0" | 20 hour | 10 hour | 8 hour | 4 hour | 2 hour | 1 hour | | | |
| | | | | | (PM/AM) | | | | | | | | |
| | | | | | | | | WE2 | WE1 | WE0 | | | |
| DAYR | Day | 323H | | | | | | | R/W | | | | |
| | Reg | | | | | | | | Undefined | | | | |
| | | | "0" | "0" | "0" | "0" | "0" | WE2 | WE1 | WE0 | | | |
| | | | | DA5 | DA4 | DA3 | DA2 | DA1 | DA0 | | | | |
| DATER | Date | 324H | | | | | R/ | W | | | | | |
| | Reg | | | | | | Unde | fined | | | | | |
| | | | "0" | "0" | 20 day | 10 day | 8 day | 4 day | 2 day | 1 day | | | |
| | | | | | | MO4 | MO3 | MO2 | MO1 | MO0 | | | |
| MONTHR | Month Reg | 325H | | | | | | R/W | | | | | |
| | | | | | | | | Undefined | | | | | |
| | | PAGE0 | "0" | "0" | "0" | 10 month | 8 month | 4 month | 2 month | 1 month | | | |
| | | PAGE1 | | | | | | | | 0: Indicator | | | |
| | | | | | | | | | | for 12 hours | | | |
| | | | | | | | | | | 1: Indicator | | | |
| | | | | | | | | | | for 24 hours | | | |
| | | | YE7 | YE6 | YE5 | YE4 | YE3 | YE2 | YE1 | YE0 | | | |
| YEARR | Year | 326H | | | | R/ | W | | | | | | |
| | Reg | | | | <u> </u> | Unde | | | | | | | |
| | | PAGE0 | 80 year | 40 year | 20 year | 10 year | 8 year | 4 year | 2 year | 1 year | | | |
| | | PAGE1 | | | | | | | Leap yea | ar setting | | | |
| | | | INTRTC | | | ADJUST | ENATMR | ENAALM | | PAGE | | | |
| PAGER | Page | 327H | R/W | | | W | R/ | | | R/W | | | |
| | Reg(Prohi | | 0 | | | | Unde | | | Undefined | | | |
| | bit RMW) | | INT | | | ADJUST | TIMER | ALARM | | PAGE | | | |
| | | | ENABLE | | | | ENABLE | ENABLE | | setting | | | |
| | | | DIS1HZ | DIS16HZ | RSTTMR | RSTALM | RE3 | RE2 | RE1 | RE0 | | | |
| RESTR | Reset | 328H | | | | V | | | | | | | |
| | Reg(Prohi | | | | | Unde | fined | | | | | | |
| | bit RMW) | | 0: 1HZ | 0: 16HZ | 1: RESET | 1:RESET | | Always | write 0. | | | | |
| | | | | | TIMER | ALARM | i | | | | | | |

(13) Melody/Alarm Generator

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
|-----------|-----------|---------|--------------------|------------|-----------|---------------|------------------|---------------|------------------|-----------|--|--|--|
| | | | AL8 | AL7 | AL6 | AL5 | AL4 | AL3 | AL2 | AL1 | | | |
| | Alarm – | | | | | R | W | | | | | | |
| ALM | Pattern | 330H | | | | (| 0 | | | | | | |
| | Reg | | Alarm –Pattern set | | | | | | | | | | |
| | | | FC1 | FC0 | ALMINV | | | | | MELALM | | | |
| MEL-A | Melody/ | | R/ | W | R/W | | | | | R/W | | | |
| LMC Alarm | 331H | (|) | 0 | | | | | 0 | | | | |
| | Control | | Free-run counte | er Control | Alarm | | Always | write 0 | | Output | | | |
| | Reg | | 00: Hold | | | | | | Frequency 0: | | | | |
| | | | 01: Restart | | Invert | | | | | Alarm | | | |
| | | | 10: Clear | | 1: Invert | | | | | 1: Melody | | | |
| | | | 11: Clear & Sta | rt | | | | | | | | | |
| | | | ML7 | ML6 | ML5 | ML4 | ML3 | ML2 | ML1 | ML0 | | | |
| | Melody | | R/W | | | | | | | | | | |
| MELFL | Frequency | 332H | | | | (| 0 | | | | | | |
| | L-Reg | | | | N | Melody Freque | ncy set (low 8bi | t) | | | | | |
| | | | MELON | | | | ML11 | ML10 | ML9 | ML8 | | | |
| | Melody | | R/W | | | | R/W | | | | | | |
| MELFH | Frequency | 333H | 0 | | <u> </u> | | | 0 |) | | | | |
| | H-Reg | | Melody | | | | М | elody Frequen | cy set (high 4bi | it) | | | |
| | | | counter | | | | | | | | | | |
| | | | Control | | | | | | | | | | |
| | | | 0: Stop and | | | | | | | | | | |
| | | | Clear | | | | | | | | | | |
| | | | 1: Start | | | | | | | | | | |
| | | | | | | IALM4E | IALM3E | IALM2E | IALM1E | IALM0E | | | |
| | Alarm | | | | | | R/W | | | | | | |
| ALMINT | Interrupt | | | | <u> </u> | | | 0 | | | | | |
| | Enable | | | | Always | IN | NTALM4 to INT | ALM0 Alarm | Interrupt Enab | le | | | |
| | Reg | | | | write 0 | | | | | | | | |

(14) MMU

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
|--------|--------------|---------|------------|---|---|----------------------|--------|----------------------|--------|--------|--|--|
| | | | L0E | | | | | L0EA22 | L0EA21 | L0EA20 | | |
| LOCAL | LOCAL LOCAL0 | | R/W | | | | | | R/W | | | |
| 0 | Control | 350H | 0 | | | | | | 0 | | | |
| | Reg | Reg | 0: Disable | | | | | LOCAL0 area BANK set | | | | |
| | | | 1: Enable | | | | | | | | | |
| | | | L1E | | | | | L1EA23 | L1EA22 | L1EA21 | | |
| LOCAL | LOCAL1 | | R/W | | | | | | R/W | | | |
| 1 | 1 Control | 351H | 0 | | | | | 0 | | | | |
| | Reg | | 0: Disable | | | | | LOCAL1 area ANK set | | | | |
| | | | 1: Enable | | | | | | | | | |
| | | | L2E | | | | | L2EA23 | L2EA22 | L2EA21 | | |
| LOCAL | LOCAL2 | | R/W | | | | | R/W | | | | |
| 2 | Control | 352H | 0 | | | | | 0 | | | | |
| | Reg | | 0: Disable | | | | | LOCAL2 area BANK set | | | | |
| | | | 1: Enable | | | | | | | | | |
| | | | L3E | | | L3EA26 | L3EA25 | L3EA24 | L3EA23 | L3EA22 | | |
| LOCAL | | | R/W | | | R/W | | | | | | |
| 3 | | | 0 | | | 0 | | | | | | |
| | | | 0: Disable | | | LOCAL3 area BANK set | | | | | | |
| | | | 1: Enable | | | | | | | | | |

(15) LCD CONTROLLER

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | | |
|---------|-----------|---------|--------------------------|--------------------------------|---------------|---------------|---------------|-------------|-----------|--------------|--|--|--|--|--|
| | | | SAL15 | SAL14 | SAL13 | SAL12 | | | TEST | MODE | | | | | |
| LCDSAL | LCD Start | 360H | | R/V | W | | | | | R/W | | | | | |
| | Address | | | 0 | | | | | | 0 | | | | | |
| | Reg-L | | SR 1 | mode: Start Ac | ldress A15 to | A12 | | | Always | Mode | | | | | |
| | | | | | | | | | write 0 | 0: RAM | | | | | |
| | | | | | | | | | | 1: SR | | | | | |
| | | | SAL23 | SAL22 | SAL21 | SAL20 | SAL19 | SAL18 | SAL17 | SAL16 | | | | | |
| LCDSAH | LCD Start | 361H | R/W | | | | | | | | | | | | |
| | Address | | | 0 | | | | | | | | | | | |
| | Reg-H | | | | SR | mode: Start A | ddress A23 to | A16 | | | | | | | |
| | | | COM3 | COM2 | COM1 | COM0 | SEG3 | SEG2 | SEG1 | SEG0 | | | | | |
| LCD-SIZ | LCD Size | 362H | | R/W | | | | | | | | | | | |
| Е | Reg | | 0 | | | | | | | | | | | | |
| | | | SR mode :LC | node :LCD common SR mode LCD S | | | | D Segment | | | | | | | |
| | | | 0000: 64 , | 0101: 128 | | | 0000: 32 | , 0101: 160 | | | | | | | |
| | | | 0001: 68 , | 0110: 144 | | | 0001: 64 | , 0110: 240 | | | | | | | |
| | | | 0010: 80 , | 0111:160 | | | 0010: 80 | , 0111:320 | | | | | | | |
| | | | 0011: 100 , | 1000: 200 | | | 0011: 120 | , 1000: 360 | | | | | | | |
| | | | 0100: 120 | , 1001: 240 | other | : reserved | 0100: 128 | , | othe | r : reserved | | | | | |
| | | | LCDON | | | BUS1 | BUS0 | MMULCD | FP8 | START | | | | | |
| LCDCTL | LCD | 363H | | | | R/ | W | | | | | | | | |
| | Control | | | | | (|) | | | | | | | | |
| | Reg | | /DOFF | | | SR 1 | node: | RAM | f FP | SR mode: | | | | | |
| | | | pin | | | Data-Bus v | width Select | type | set value | Start | | | | | |
| | | | 0: OFF | | | 00: I | BYTE | set | bit8 | Address | | | | | |
| | | | 1: ON | | | 01: N | IBBLE | 0:OFF | | 1: START | | | | | |
| | | | | | 10: BIT 1:ON | | | | | | | | | | |
| | LCD | | FP7 | FP6 | FP5 | FP4 | FP3 | FP2 | FP1 | FP0 | | | | | |
| LCD-FFP | FRAME | 364H | R/W | | | | | | | | | | | | |
| | FRE- | | 0 | | | | | | | | | | | | |
| | QUENCY | | f FP set value bit7 to 0 | | | | | | | | | | | | |
| | Reg | | | | | | | | | | | | | | |

TOSHIBA TMP91C815

6. Points to Note and Restrictions

- (1) Notation
- 1. The notation for built-in / I/O registers is as follows register symbol
 bit symbol>
 - e.g.) TA01RUN <TA0RUN> denotes bit TA0RUN of register TA01RUN.
- 2. Read-modify-write instructions

An instruction in which the CPU reads data from memory and writes the data to the same memory location in one instruction.

```
Example 1) SET 3, (TA01RUN) ... Set bit 3 of TA01RUN.
Example 2) INC 1, (100H) ... Increment the data at 100H.
```

• Examples of read-modify-write instructions on the TLCS-900

Exchange instruction

```
EX (mem), R
```

Arithmetic operations

```
ADD (mem), R/# ADC (mem), R/# SUB (mem), R/# SBC (mem), R/# INC #3, (mem) DEC #3, (mem)
```

Logic operations

```
AND (mem), R/# OR (mem), R/# XOR (mem), R/#
```

Bit manipulation operations

```
STCF #3/A, (mem) RES #3, (mem)
SET #3, (mem) CHG #3, (mem)
TSET #3, (mem)
```

Rotate and shift operations

| RLC | (mem) | RRC | (mem) |
|-----|-------|-----|-------|
| RL | (mem) | RR | (mem) |
| SLA | (mem) | SRA | (mem) |
| SLL | (mem) | SRL | (mem) |
| RLD | (mem) | RRD | (mem) |

3. fc, fs, f_{FPH} , f_{SYS} and one state

The clock frequency input on ins X1 and 2 is called f_{OSCH} . The clock selected by DFMCR0 <ACT1~ACT0> is called fc.

The clock selected by SYSCR1 <SYSCK> is called f_{FPH} . The clock frequency give by f_{FPH} divided by 2 is called f_{SYS} .

One cycle of $f_{\mbox{\scriptsize SYS}}$ is referred to as one state.

(2) Points to note

a) AM0 and AM1 pins

This pin is connected to the VCC or the VSS pin. Do not alter the level when the pin is active.

b) EMU0 and EMU1

Open pins.

c) Reserved address areas

The TMP91C815 does not have any reserved areas.

d) Warm-up counter

The warm-up counter operates when STOP Mode is released, even if the system is using an external oscillator. As a result a time equivalent to the warm-up time elapses between input of the release request and output of the system clock.

e) Programmable pull-up resistance

The programmable pull-up resistor can be turned ON/OFF by a program when the ports are set for use as input ports. When the ports are set for use as output ports, they cannot be turned ON/OFF by a program.

The data registers (e.g. Px) are used to turn the pull-up/-down resistors ON/OFF. Consequently read-Modify-write instructions are prohibited.

f) Bus release function

It is described note point in "3.5 Port Function" that pin's condition at bus release condition.

Please refer that.

g) Watchdog timer

The watchdog timer starts operation immediately after a Reset is released. When the watchdog timer is not to be used, disable it.

h) AD converter

The string resistor between the VREFH and VREFL pins can be cut by a program so as to reduce power consumption. When STOP Mode is used, disable the resistor using the program before the HALT instruction is executed.

i) CPU (micro DMA)

Only the LDC cr, r and LDC r, cr instructions can be used to access the control registers in the CPU (e.g. the Transfer Source Address Register (DMASn)).

i) Undefined SFR

The value of an undefined bit in an SFR is undefined when read.

k) POP SR instruction

Please execute the POP SR instruction during DI condition.

TOSHIBA

7. 128 pin QFP (Flat Package)

PACKAGE NAME: TQFP128-P-1414-0.4

