TOSHIBA CMOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC

TC74HC4538AP, TC74HC4538AF, TC74HC4538AFN, TC74HC4538AFT

DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATOR

The TC74HC4538A is a high speed CMOS MONOSTABLE MULTIVIBRATOR fabricated with silicon gate C2MOS technology.

It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

There are two trigger inputs, A input (Positive edge input), and \overline{B} input (Negative edge input). These inputs are valid for a slow rise/fall time signal (tr=tf=1sec.) as they are schmitt trigger inputs.

After triggering, the output stays in a MONOSTABLE state for the time period determined by the external resistor and capacitor (Rx, Cx). A low level at $\overline{\text{CD}}$ input breaks this STABLE STATE. In the MONOSTABLE state, if a new trigger is applied, it makes the MONOSTABLE period longer (retrigger mode).

Limitations for Cx and Rx are as follows:

External capacitor Cx No limitation

External resistor Rx $V_{CC} = 2.0V$ more than $5k\Omega$

 $V_{CC} \ge 3.0V$ more than $1k\Omega$

All inputs are equipped with protection circuits against static discharge or transient excess voltage.

FEATURES:


- High Speed-----t_{pd} = 25ns (typ.) at V_{CC} = 5V
- Low Power Dissipation

Stand by State..... $I_{CC} = 4\mu A(Max.)$ at $Ta = 25^{\circ}C$ Active State $I_{CC} = 300\mu A(Max.)$ at $Ta = 25^{\circ}C$


- High Noise Immunity $V_{NIH} = V_{NIL} = 28\% V_{CC}$ (Min.)
- Output Drive Capability 10 LSTTL Loads
- Symmetrical Output Impedance | I_{OH} | = I_{OL} = 4mA(Min.)
- Balanced Propagation Delays $\cdots t_{pLH} \simeq t_{pHL}$
- Wide Operating Voltage Range ···· V_{CC} (opr.) = 2V~6V
- Pin and Function Compatible with 4538B

Note: In the case of using only one circuit, \overline{CD} should be tied to \overline{GND} , $\overline{T1} \cdot \overline{T2} \cdot \overline{Q} \cdot \overline{Q}$ should be tied to \overline{OPEN} , the other inputs should be tied to $\overline{V_{CC}}$ or \overline{GND} .


(Note) The JEDEC SOP (FN) is not available in Japan.



PIN ASSIGNMENT



IEC LOGIC SYMBOL



961001EBA2


TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.

TRUTH TABLE

	INPUT		OUT	PUT	NOTE			
Α	B	CD	Q	Q	NOTE			
-	Н	Η	\int		OUTPUT ENABLE			
Х	L	Н	L	Н	INHIBIT			
Н	Х	Н	L	Н	INHIBIT			
L	Γ	Η	4	C	OUTPUT ENABLE			
Х	Х	L	L	Н	RESET			

X: Don't Care

BLOCK DIAGRAM



Notes: (1) Cx, Rx, Dx are external. Capacitor, Resistor, and Diode, respectively.

(2) External clamping diode, Dx

The external capacitor is charged to V_{CC} level in the wait state, i.e. when no trigger is applied. Supply voltage is turned off and Cx is discharged mainly through the internal (parasitic) diode. If Cx is sufficiently large and V_{CC} drops rapidly, there will be some possibility of damaging the IC by rush current or latch-up. If the capacitance of the supply voltage filter is large enough and V_{CC} drops slowly, the rush current is automatically limited and damage to the IC is avoided.

The maximum value of forward current through the parasitic diode is ± 20 mA.

In the case of a large Cx, the limitation of fall time of the supply voltage is determined as follows:

$$t_f \ge (V_{CC} - 0.7) Cx / 20mA$$

(t_f is the time from the voltage supply turning off to the level of supply voltage reaching 0.4 V_{CC}.)


In the care of a system that does not satisfy the above condition, an external clamping diode is needed to protect the IC from rush current.


961001EBA2'

The products described in this document are subject to foreign exchange and foreign trade control laws.

The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.

The information contained herein is subject to change without notice.





FUNCTIONAL DESCRIPTION

(1)Stand-by State

The external capacitor is fully charge to V_{CC} in the stand-by state. That means, before triggering, Q_P and Q_N transistors which are connected to the T2 node are in the off state. Two comparators that relate to the timing of the output pulse, and two reference voltage supplies stop their operation. The total supply current is only leakage current.

(2)Trigger operation

Trigger operation is effective in either of the following two cases. One is the condition where the A input is low, and the \overline{B} input has a falling signal. The other, where the \overline{B} input is high, and the A input has a rising signal.

After trigger becomes effective, comparators C1 and C2 start operating, and $Q_{\rm N}$ is turned on. The external capacitor discharges through $Q_{\rm N}$. The voltage level at the T2 node drops. If the T2 voltage level falls to the internal reference voltage Vref L, the output of C1 becomes low. The flip-flop is then reset and $Q_{\rm N}$ turns off. At that moment C1 stops but C2 continues operating.

After Q_N turns off, the voltage at T2 start rising at a rate determined by the time constant of external capacitor Cx and resistor Rx.

After the triggering, output Q becomes high, following some delay time of the internal F/F and gates. It stays high even if the voltage of T2 changes from falling to rising. When T2 reaches the internal reference voltage Vref H, the output of C2 becomes low, the output Q goes low and C2 stops its operation. That means, after triggering, when the voltage level of T2 reaches Vref H, the IC returns to its MONOSTABLE state.

In the case of large value of Cx and Rx, and ignoring the discharge time of the capacitor and internal delays of the IC, the width of the output pulse, (twoUT), is as follows:

$$tw_{OUT} = 0.70 \cdot Cx \cdot Rx$$

(3)Retrigger operation

When anoter new trigger is applied to input A or \overline{B} while in the MONOSTABLE state, it is effective only if the IC is chaging Cx. The voltage level of T2 then falls to Vref L level again. Therefore the Q output stays high if the next trigger comes in before the time period set by Cx and Bx

If the 2nd trigger is very close to previous trigger, such as application during the dischagre cycle, the 2nd trigger will not be effective.

The minimum time for effective 2nd trigger, trr (Min), depends on Vcc and Cx.

(4)Reset operation

In normal operation, \overline{CD} input is held high. If \overline{CD} is low, a trigger has no effect because the Q output is held low and the trigger control F/F is reset. Also Q_P turns on and Cx is charged rapidly to V_{CC} .

This means if $\overline{\text{CD}}$ input is set low, the IC goes into a wait state.

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V _{cc}	-0.5~7	V
DC Input Voltage	V _{IN}	$-0.5 \sim V_{CC} + 0.5$	V
DC Output Voltage	V _{OUT}	$-0.5 \sim V_{CC} + 0.5$	V
Input Diode Current	I _{IK}	± 20	mΑ
Output Diode Current	Iok	± 20	mA
DC Output Current	I _{OUT}	± 25	mA
DC V _{CC} / Ground Current	I _{cc}	± 50	mΑ
Power Dissipation	P _D	500 (DIP)* / 180 (SOP / TSSOP)	mW
Storage Temperature	T _{stg}	−65~150	°C

*500mW in the range of Ta= $-40^{\circ}\text{C}\sim65^{\circ}\text{C}$. From Ta=65°C to 85°C a derating factor of $-10\text{mW}/^{\circ}\text{C}$ shall be applied until 300mW.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	V _{cc}	2~6	V
Input Voltage	VIN	0~V _{CC}	V
Output Voltage	V _{OUT}	0~V _{CC}	V
Operating Temperature	Topr	−40~85	°C
Input Rise and Fall Time (CD Only)	t _r , t _f	$0 \sim 1000 (V_{CC} = 2.0V)$ $0 \sim 500 (V_{CC} = 4.5V)$ $0 \sim 400 (V_{CC} = 6.0V)$	ns
External Capacitor	Cx	No Limitation *	F
External Resistor	Rx	\geq 5k * (V _{CC} = 2.0V) \geq 1k * (V _{CC} \geq 3.0V)	Ω

^{*} The maximum allowable values of Cx and Rx are a function of leakage of capacitor Cx, the leakage of TC74HC4538A, and leakage due to board layout and surface resistance. Susceptibility to externally induced noise signals may occur for Rx>1M Ω .

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION		V _{cc}	7	a = 25°	С	Ta = -4	10~85°C	UNIT
PARAIVIETER	STIVIBOL			ÿS)	MIN.	TYP.	MAX.	MIN.	MAX.	ONT
High - Level Input Voltage	V _{IH}				1.50 3.15 4.20		_ _ _	1.50 3.15 4.20		٧
Low - Level Input Voltage	VIL			2.0 4.5 6.0	111	1 1 1	0.50 1.35 1.80	_ _ _	0.50 1.35 1.80	<
High - Level Output Voltage (Q, Q)	V _{OH}	V _{IN} = V _{IH} or V _{IL}	$I_{OH} = -20\mu A$	2.0 4.5 6.0	1.9 4.4 5.9	2.0 4.5 6.0	_ _ _	1.9 4.4 5.9	_ _ _	<
		VIH OF VIL	$I_{OH} = -4 \text{ mA}$ $I_{OH} = -5.2 \text{ mA}$	4.5 6.0	4.18 5.68	4.31 5.80	_	4.13 5.63	_	
Low - Level Output Voltage	V _{OL}	V _{IN} = V _{IH} or V _{IL}	$I_{OL} = 20 \mu A$	2.0 4.5 6.0	111	0.0 0.0 0.0	0.1 0.1 0.1	_ _ _	0.1 0.1 0.1	>
(Q, \overline{Q})		VIH OF VIL	$I_{OL} = 4$ mA $I_{OL} = 5.2$ mA	4.5 6.0		0.17 0.18	0.26 0.26	_	0.33 0.33	
Input Leakage Current	I _{IN}	$V_{1N} = V_{0}$	c or GND	6.0	_	_	± 0.1	_	± 1.0	
T2 Terminal Input Leakage Current	I _{IN}	$V_{IN} = V_{CC}$ or GND		6.0	_	_	± 0.5	_	± 5.0	μ Α
Quiescent Supply Current	I _{cc}	$V_{IN} = V_{CC}$ or GND		6.0	-		4.0	_	40.0	
Active - State * Supply Current	I _{CC}		$V_{1N} = V_{CC}$ or GND T2 ext = 0.5 V_{CC}		111	40 200 300	120 300 600	_ _ _	160 400 800	μΑ

^{*:} per circuit

TIMING REQUIREMENTS (Input $t_r = t_f = 6ns$)

PARAMETER	CVAADOL	TEST COMPITION		Ta = 25°C		$Ta = -40 \sim 85^{\circ}C$	UNIT
PARAIVIETER	SYMBOL	TEST CONDITION	V _{CC} (V)	TYP.	LIMIT	LIMIT	UNIT
Minimum Pulse Width (A, B)	t _{W(L)} t _{W(H)}		2.0 4.5 6.0	_ _ _	75 15 13	95 19 16	
Minimum Clear Width (CD)	t _{W(L)}		2.0 4.5 6.0	_ _ _	75 15 13	95 19 16	
Minimum Clear Removal Time	t _{rem}		2.0 4.5 6.0	_ _ _	15 5 5	15 5 5	ns
Minimum Retrigger Time	+	$Rx = 1k\Omega$ $Cx = 100pF$	2.0 4.5 6.0	380 92 72	_ _ _	_ _ _	
iwiiiiiiuiii ketiigger Tiiiie	t _{rr}	$Rx = 1k\Omega$ $Cx = 0.01\mu$	2.0 4.5 6.0	6.0 1.4 1.2	_ _ _	_ _ _	μS

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Output Transition Time	t _{TLH} t _{THL}		_	6	12	
Propagation Delay Time (A, \overline{B} – Q, \overline{Q})	t _{pLH} t _{pHL}		_	25	44	ns
Propagation Delay Time $(\overline{CD}-Q, \overline{Q})$	t _{pLH} t _{pHL}		_	21	34	

AC ELECTRICAL CHARACTERISTICS ($C_L = 50pF$, Input $t_r = t_f = 6ns$)

PARAMETER	SYMBOL	MBOL TEST CONDITION I		٦	Γa = 25°0	2	Ta = -4	0~85°C	UNIT
FARAIVILTER	13 TIVIBUL	TEST CONDITION	V _{CC} (V)	MIN.	TYP.	MAX.	MIN.	MAX.	OIVIII
	t _{TLH}		2.0	_	30	75	_	95	
Output Transition Time	t _{THL}		4.5 6.0	_	8 7	15 13	_	19 16	
Dropogation Dolay Time	1		2.0	_	120	250	_	315	
Propagation Delay Time $(A, \overline{B} - Q, \overline{Q})$	t _{pLH}		4.5	_	30	50	_	63	ns
(A, B Q, Q)	t _{pHL}		6.0	_	25	43	_	54	
Propagation Delay Time	t _{pLH}		2.0	_	100	195	_	245	
$(\overline{CD} - Q, \overline{Q})$	t _{pHL}		4.5 6.0	_	25 20	39 33	_	49 42	
	1	Cx = 0F $Rx = 5k\Omega$	2.0	_	540	1200	_	1500	
		$(V_{CC} = 2V)$	4.5	_	180	250	_	320	ns
		$Rx = 1k\Omega$ ($V_{CC} = 4.5V,6V$)	6.0	-	150	200	_	260	
Output Pulse Width	tw _{OUT}	$Cx = 0.01 \mu F$	2.0	70	83	96	70	96	
		$Rx = 10k\Omega$	4.5 6.0	69 69	77 77	85 85	69 69	85 85	μS
		$Cx = 0.1 \mu F$	2.0	0.67	0.75	0.83	0.67	0.83	
		$Rx = 10k\Omega$	4.5 6.0	0.67 0.67	0.73 0.73	0.77 0.77	0.67 0.67	0.77 0.77	ms
Output Pulse Width Error Between Circuits (In same Package)	Δ tw _{OUT}			_	± 1	_	_	_	%
Input Capacitance	C _{IN}			_	5	10	_	10	_
Power Dissipation Capacitance	 			_	70	_	_	_	pF

Note (1) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.


Average operating current can be obtained by the equation:

 I_{CC} (opr) = $C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}' \cdot Duty / 100 + I_{CC} / 2$ (per Circuit)


(I_{CC}': Active Supply Current)

(Duty:%)


OUTPUT PULSE WIDTH CONSTANT K-SUPPLY VOLTAGE (TYPICAL)








t_{rr} - V_{CC} CHARACTERISTICS (TYPICAL)




DIP 16PIN OUTLINE DRAWING (DIP16-P-300-2.54A)

Unit in mm




SOP 16PIN (200mil BODY) OUTLINE DRAWING (SOP16-P-300-1.27)

Unit in mm



SOP 16PIN (150mil BODY) OUTLINE DRAWING (SOL16-P-150 -1.27)

Unit in mm



TSSOP 16PIN OUTLINE DRAWING (TSSOP16-P-0044-0.65)

Unit in mm

