ADVANCE INFORMATION

TOSHIBA CMOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC


TC74VCX16543FT

LOW-VOLTAGE 16-BIT REGISTERED TRANSCEIVER WITH 3.6V TOLERANT INPUTS AND OUTPUTS

The TC74VCX16543FT is a high performance CMOS 16-bit REGISTERED TRANSCEIVER. Designed for use in 1.8, 2.5 or 3.3 Volt systems, it achieves high speed operation while maintaining the CMOS low power dissipation.

It is also designed with over voltage tolerant inputs and outputs up to 3.6V.

The TC74VCX16543FT can be used as two 8-bit transceivers or one 16-bit transceiver. Separate latchenable (LEAB or LEBA) and output-enable (OEAB or OEBA) inputs are provided for each register to permit independent control in either direction of data flow. The A-to-B enable (CEAB) input must be low in order to enter data from A or to output data from B. If CEAB is low and LEAB is low, the A-to-B latches are transparent; a subsequent low-to-high transition of LEAB puts the A



Weight: 0.25g (Typ.)

latches in the storage mode. With \overline{CEAB} and \overline{OEAB} both low, the 3-state B outputs are active and reflect the data present at the output of the A latches. Data flow from B to A is similar but requires using the \overline{CEBA} , \overline{LEBA} , and \overline{OEBA} inputs.

When the OE input is high, the outputs are in a high impedance state. This device is designed to be used with 3-state memory address drivers, etc.

All inputs are equipped with protection circuits and interest and design.

FEATURES

Low Voltage Operation: V_{CC} = 1.8~3.6V

High Speed Operation : tpd = TBD (max.) at V_{CC} = 3.0~3.6V

: $t_{pd} = TBD \text{ (max.)}$ at $V_{CC} = 2.3 \sim 2.7 \text{V}$

: t_{pd} = TBD (max.) at V_{CC} = 1.8V

• 3.6V Tolerant inputs and outputs.

Output Current : I_{OH} / I_{OL} = ± 24mA (min.) at V_{CC} = 3.0V

 $I_{OH}/I_{OL} = \pm 12 \text{mA (min.)} \text{ at } V_{CC} = 2.3 \text{V}$

: $I_{OH}/I_{OL} = \pm 6mA \text{ (min.)}$ at $V_{CC} = 1.8V$

Latch-up Performance : ±300mA

■ ESD Performance : Human Body Model > ±2000V

: Machine Model > ±200V

Package : TSSOP

(Thin Shrink Small Outline Package)

Power Down Protection is provided on all inputs and outputs.

Note 1) Do not apply a signal to any bus terminal when it is in the output mode. Damage may result.

2) All floating (high impedance) bus terminal must have their input level fixed by means of pull up or pull down resistors.


961001EBA2

[●] TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.

PIN ASSIGNMENT

1OEAB 56 10EBA 1LEAB 55 1LEBA 54 1CEBA 1CEAB GND 53 GND 1A1 52 1B1 1A2 51 1B2 V_{CC} 50 VCC 49 1B3 1A3 1A4 48 1B4 47 1B5 1A5 10 GND 46 GND 1A6 45 1B6 1A7 44 1B7 13 1A8 43 1B8 2A1 42 2B1 2A2 41 2B2 2A3 17 40 2B3 39 GND GND 18 38 2B4 2A4 37 ZB5 2A5 20 2A6 21 36 2B6 Vcc V_{CC} 2A7 23 2B7 2A8 2B8 GND GND 2CEAB 2CEBA 31 2LEAB 2LEBA 30 2OEAB 2OEBA 28 29

SYMBOL



(TOP VIEW)

PRELIMINARY

961001EBA2'

The products described in this document are subject to foreign exchange and foreign trade control laws.
The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.

The information contained herein is subject to change without notice.

FUNCTION TABLE* (each 8-bit latch)

INPUTS				OUTPUTS
CEAB	LEAB	OEAB	Α	В
Н	Х	Х	Х	Z
Х	Х	Н	Х	Z
L	Н	L	Х	B ₀ **
L	L	L	L	L
L	L	L	Н	Н

- * A-to-B data flow is shown; B-to-A flow control is the same except that it uses $\overline{\text{CEBA}}$, $\overline{\text{LEBA}}$, and $\overline{\text{OEBA}}$.
- ** Output level before the indicated steady-state input conditions were established.

PRELIMINARY

SYSTEM DIAGRAM

