TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS

524,288-WORD BY 8-BIT STATIC RAM

DESCRIPTION

The TC55V4000ST is a 4,194,304-bit static random access memory (SRAM) organized as 524,288 words by 8 bits. Fabricated using Toshiba's CMOS Silicon gate process technology, this device operates from a single 2.3 to 3.6 V power supply. Advanced circuit technology provides both high speed and low power at an operating current of 3 mA/MHz and a minimum cycle time of 70 ns. It is automatically placed in low-power mode at 0.5 μ A standby current (V_{DD}=3V, Ta=25°C) when chip enable ($\overline{\text{CE}}$) is asserted high. There are two control inputs. \overline{CE} is used to select the device and for data retention control, and output enable (\overline{OE}) provides fast memory access. This device is well suited to various microprocessor system applications where high speed, low power and battery backup are required. The TC55V4000ST is available in a normal pinout plastic 32-pin thinsmall-outline package (TSOP).

FEATURES

- Low-power dissipation Operating: 10.8 mW/MHz (typical)
- Single power supply voltage of 2.3 to 3.6 V
- Power down features using $\overline{\text{CE}}$
- Data retention supply voltage of 1.5 to 3.6 V
- Direct TTL compatibility for all inputs and outputs
- Standby current (maximum)

3.6∨	7 μΑ
3.0V	5 µA

Access Times (maximum):

	TC55V4	4000ST
	-70	-85
Access Time	70ns	85ns
CE Access Time	70ns	85ns
OE Access Time	35ns	45ns

Packages:

TSOP I 32-P-0.50 (Weight: 0.24g typ)

PIN ASSIGNMENT (TOP VIEW)

o 32 PIN TSOP



PIN NAMES

A0 to A18	Address Inputs
R/W	Read/Write Control Input
ŌĒ	Output Enable Input
CE	Chip Enable Input
I/O1 to I/O8	Data Input/Output
V _{DD}	Power
GND	Ground

PIN NO.	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
PIN NAME	A ₁₁	A ₉	Α8	A ₁₃	R/W	A ₁₇	A ₁₅	V_{DD}	A ₁₈	A ₁₆	A ₁₄	A ₁₂	A ₇	A ₆	A ₅	A ₄
PIN NO.	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32
PIN NAME	A ₃	A ₂	Α1	Α ₀	1/01	I/O2	I/O3	GND	1/04	I/O5	1/06	1/07	1/08	CE	A ₁₀	ŌE

000707EBA2

- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.


 In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..

 The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.

 The products described in this document are subject to the foreign exchange and foreign trade laws.

 The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third partie

BLOCK DIAGRAM



OPERATION MODE

MODE	CE	ŌĒ	R/W	I/O1 to I/O8	POWER
Read	L	L	Н	D _{OUT}	I _{DDO}
Write	L	×	L	D _{IN}	I _{DDO}
Outputs Disabled	L	Н	Н	High-Z	I _{DDO}
Standby	Н	×	×	High-Z	I _{DD\$}

Note: x = don't care. H = logic high. L = logic low.

ABSOLUTE MAXIMUM RATINGS

SYMBOL	RATING	VALUE	UNIT
V _{DD}	Power Supply Voltage	- 0.3 to 4.6	V
V _{IN}	Input Voltage	- 0.3* to 4.6	V
V _{I/O}	Input/Output Voltage	- 0.5 to V _{DD} + 0.5	V
P _D	Power Dissipation	0.6	W
Tsolder	Soldering Temperature (10 s)	260	°C
Tstrg.	Storage Temperature	– 55 to 150	°C
Topr.	Operating Temperature	- 40 to 85	°C

* - 3.0 V when measured at a pulse width of 50 ns.

DC RECOMMENDED OPERATING CONDITIONS (Ta = -40° to 85°C)

SYMBOL	PARAMETER		UNIT		
STIVIBOL	PARAIVIETER	MIN	TYP	MAX	UNIT
V_{DD}	Power Supply Voltage	2.3	3.0	3.6	٧
V_{IH}	Input High Voltage	2.2	-	V _{DD} + 0.3	V
V_{IL}	Input Low Voltage	- 0.3*	-	$V_{DD} \times 0.22$	V
V _{DH}	Data Retention Supply Voltage	1.5	_	3.6	٧

^{* - 3.0} V when measured at a pulse width of 50 ns.

DC CHARACTERISTICS (Ta = -40° to 85° C, V_{DD} = 2.3 to 3.6 V)

SYMBOL	PARAMETER	TEST CO	ONDITIC	N				MIN	TYP	MAX	UNIT
I _{IL}	Input Leakage Current	$V_{IN} = 0 V \text{ to } V_{DD}$	$V_{\rm IN} = 0 \rm V to V_{\rm DD}$						ı	± 1.0	μA
Іон	Output High Current	$V_{OH} = V_{DD} - 0.5 V$						- 0.5	-	-	mA
I _{OL}	Output Low Current	V _{OL} = 0.4 V						2.1	_	-	mA
I _{LO}	Output Leakage Current	\overline{CE} = V _{IH} or R/W = V _{IL} or \overline{OE} = V _{IH} , V _{OUT} = 0 V to V _{DD}						ı	ı	± 1.0	μA
I _{DDO1}		$\overline{CE} = V_{IL}$ and $RAW = V_{IL}$ lows = 0 mA					min	-	1	50	
וסטטי	Operating Current	VW = V _{IH} , I _{OUT} = 0 mA Other Input = V _{IH} /V _{IL}		V _{DD} =		Tcycle	1 <i>μ</i> s	_	-	10	mA
ļ ,	Operating current	$\overline{CE} = 0.2 \text{ V}$ R/W = V _{DD} - 0.2 V, I _{OUT} = 0 n	m 1	3.0V ±	3.0V ± 10%		min	1	1	45	
I _{DDO2}		Other Inputs = $V_{DD} - 0.2 \text{ V}$, $I_{OUT} = 0.1 \text{ Other Inputs}$					1 <i>μ</i> s	ı	-	5	
I _{DD\$1}		CE = V _{IH}						_	-	2	mA
			V _{DD} =		Ta=	25°C		-	-	0.6	
			3.0V ±	10%	Ta = − 40~85°C			-	-	6	
	Standby Current		V _{DD} =		Ta = 25°C			_	-	0.7	
I _{DDS2}	I _{DDS2}	$\overline{CE} = V_{DD} - 0.2 V$	3.3V ±	0.3V	.3V Ta = −40~85°C		-	ı	7	μA	
		V _{DD} = 1.5 to 3.6 V			Ta = 25°C			ı	0.05	0.5	
			V _{DD} =	_{DD} = 3.0V		Ta = −40~40°C		-	-	1	
					Ta=	- 40~8	35°C	1	-	5	

CAPACITANCE (Ta = 25°C, f = 1 MHz)

SYMBOL	PARAMETER	TEST CONDITION	MAX	UNIT
C _{IN}	Input Capacitance	V _{IN} = GND	10	ъГ
C _{OUT}	Output Capacitance	$V_{OUT} = GND$	10	pF

Note: This parameter is periodically sampled and is not 100% tested.

<u>AC CHARACTERISTICS AND OPERATING CONDITIONS</u> (Ta = -40° to 85° C, V_{DD} = 2.7 to 3.6 V) <u>READ CYCLE</u>

			TC55V4000ST					
SYMBOL	PARAMETER	-7	70	-8	UNIT			
		MIN	MAX	MIN	MAX			
t _{RC}	Read Cycle Time	70	-	85	_			
t _{ACC}	Address Access Time	-	70	-	85			
t _{CO}	Chip Enable Access Time	-	70	-	85			
t _{OE}	Output Enable Access Time	_	35	_	45]		
t _{COE}	Chip Enable Low to Output Active	5	-	5	_	ns		
t _{OEE}	Output Enable Low to Output Active	0	-	0	_			
t _{OD}	Chip Enable High to Output High-Z	_	30	_	35			
t _{ODO}	Output Enable High to Output High-Z	_	30	_	35			
t _{OH}	Output Data Hold Time	10	_	10	_			

WRITE CYCLE

	PARAMETER					
SYMBOL		-7	70	-8	UNIT	
		MIN	MAX	MIN	MAX	
t _{WC}	Write Cycle Time	70	-	85	-	
t _{WP}	Write Pulse Width	50	-	55	-	
t _{CW}	Chip Enable to End of Write	60	-	70	-]
t _{AS}	Address Setup Time	0	-	0	-	
t _{WR}	Write Recovery Time	0	-	0	_	ns
t _{ODW}	R/W Low to Output High-Z	_	25	-	35	
t _{OEW}	R/W High to Output Active	0	-	0	-]
t _{DS}	Data Setup Time	30	-	35	-]
t _{DH}	Data Hold Time	0	-	0	_	

ACTEST CONDITIONS

Output load: 30 pF+1TTL Gate

$$\begin{split} & \text{Input pulse level: 0.4 V, 2.4 V} \\ & \text{Timing measurements: V}_{DD} \times 0.5 \\ & \text{Reference level: V}_{DD} \times 0.5 \end{split}$$

 $t_R, t_F: 5 ns$

<u>AC CHARACTERISTICS AND OPERATING CONDITIONS</u> (Ta = -40° to 85° C, V_{DD} = 2.3 to 3.6 V) <u>READ CYCLE</u>

			TC55V4	4000ST		
SYMBOL	PARAMETER	-7	0	-8	UNIT	
		MIN	MAX	MIN	MAX	
t _{RC}	Read Cycle Time	85	-	100	_	
t _{ACC}	Address Access Time	_	85	_	100	
t _{CO}	Chip Enable Access Time	-	85	-	100	
t _{OE}	Output Enable Access Time	-	45	-	50	
t _{COE}	Chip Enable Low to Output Active	5	-	5	_	ns
t _{OEE}	Output Enable Low to Output Active	0	-	0	_	
t _{OD}	Chip Enable High to Output High-Z	-	35	-	40	
t _{ODO}	Output Enable High to Output High-Z	-	35	-	40	
t _{OH}	Output Data Hold Time	10	_	10	_	

WRITE CYCLE

SYMBOL	PARAMETER					
		-70		-85		UNIT
		MIN	MAX	MIN	MAX	
t _{WC}	Write Cycle Time	8 5	_	100	-	
t_WP	Write Pulse Width	55	-	60	_	
t _{CW}	Chip Enable to End of Write	70	-	80	_	
t _{AS}	Address Setup Time	0	-	0	_	
t _{WR}	Write Recovery Time	0	-	0	_	ns
t _{ODW}	R/W Low to Output High-Z	-	35	-	40	
t _{OEW}	R/W High to Output Active	0	-	0	_	
t _{DS}	Data Setup Time	40	_	40	_	
t _{DH}	Data Hold Time	0	-	0	_	

ACTEST CONDITIONS


Output load: 30 pF+1TTL Gate Input pulse level: V_{DD}-0.2V, 0.2V

Timing measurements: $V_{DD} \times 0.5$ Reference level: $V_{DD} \times 0.5$


 t_R , t_F : 5 ns

TIMING DIAGRAMS


$\underline{READ\ CYCLE\ (See\ Note\ 1)}$



WRITE CYCLE 1 (R/W CONTROLLED) (See Note 4)



WRITE CYCLE 2 (CE CONTROLLED) (See Note 4)



Note: (1) R/W remains HIGH for the read cycle.


- (2) If $\overline{\text{CE}}$ goes LOW coincident with or after R/W goes LOW, the outputs will remain at high impedance.
- (3) If $\overline{\text{CE}}$ goes HIGH coincident with or before R/W goes HIGH, the outputs will remain at high impedance.
- (4) If \overline{OE} is HIGH during the write cycle, the outputs will remain at high impedance.
- (5) Because I/O signals may be in the output state at this time, input signals of reverse polarity must not be applied.

DATA RETENTION CHARACTERISTICS (Ta = -40° to 85°C)

SYMBOL	PARAMETER			MIN	TYP	MAX	UNIT
V_{DH}	Data Retention Supply Voltage			1.5	_	3.6	V
	Standby Current	V _{DH} = 3.0V	$Ta = -40 \text{ to } 40^{\circ}\text{C}$	ı	-	1	μΑ
I _{DDS2}			$Ta = -40 \text{ to } 85^{\circ}C$	ı	_	5	
		V _{DH} = 3.6V	$Ta = -40 \text{ to } 85^{\circ}C$	-	_	7	
t _{CDR}	Chip Deselect to Data Retention Mode Time			0	-	_	n\$
t _R	Recovery Time			t _{RC} (1)	_	_	n\$

Note: (1) Read cycle time


<u>CE CONTROLLED DATA RETENTION MODE</u>



Note: When \overline{CE} is operating at the V_{IH} level (2.2 V), the operating current is given by I_{DDS1} during the transition of V_{DD} from 3.6 to 2.4 V.

PACKAGE DIMENSIONS (TSOP I 32-P-0.50)

Units in mm



Weight: 0.24 g (typ)