

TOSHIBA CMOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC

**TC74LVX573F, TC74LVX573FW, TC74LVX573FT****OCTAL D-TYPE LATCH WITH 3-STATE OUTPUT**

The TC74LVX573 is a high speed CMOS OCTAL LATCH with 3-STATE OUTPUT fabricated with silicon gate C<sup>2</sup>MOS technology.

Designed for use in 3.3 Volt systems, it achieves high speed operation while maintaining the CMOS low power dissipation.

This device is suitable for low voltage and battery operated systems.

This 8bit D-type latch is controlled by a latch enable input (LE) and a output enable input ( $\overline{OE}$ ).

When the  $\overline{OE}$  input is high, the eight outputs are in a high impedance state.


An input protection circuit ensures that 0 to 7V can be applied to the input pins without regard to the supply voltage. This device can be used to interface 5V to 3V systems and two supply systems such as battery back up. This circuit prevents device destruction due to mismatched supply and input voltages.

**FEATURES**

- High speed :  $t_{pd} = 6.4\text{ns}$  (Typ.) ( $V_{CC} = 3.3\text{V}$ )
- Low power dissipation :  $I_{CC} = 4\mu\text{A}$  (Max.) ( $T_a = 25^\circ\text{C}$ )
- Input voltage level :  $V_{IL} = 0.8\text{V}$  (Max.) ( $V_{CC} = 3\text{V}$ )  
 $V_{IH} = 2.0\text{V}$  (Min.) ( $V_{CC} = 3\text{V}$ )
- Power down protection is provided on all inputs.
- Balanced propagation delays :  $t_{PLH} \approx t_{PHL}$
- Low noise :  $V_{OLP} = 0.8\text{V}$  (Max.)
- Pin and function compatible with 74HC573


(Note) The JEDEC SOP (FW) is not available in Japan.

TC74LVX573F




SOP20-P-300-1.27

TC74LVX573FW



SOL20-P-300-1.27

TC74LVX573FT





TSSOP20-P-0044-0.65

## Weight

SOP20-P-300-1.27	: 0.22g (Typ.)
SOL20-P-300-1.27	: 0.46g (Typ.)
TSSOP20-P-0044-0.65	: 0.08g (Typ.)

961001EBA2

● TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.


**PIN ASSIGNMENT****IEC LOGIC SYMBOL****TRUTH TABLE**

INPUTS			OUTPUTS
OE	LE	D	
H	X	X	Z
L	L	X	Qn
L	H	L	L
L	H	H	H

X : Don't Care

Z : High Impedance

Qn : Q outputs are latched at the time when the LE input is taken to a low logic level.

**SYSTEM DIAGRAM**

961001EBA2'

- The products described in this document are subject to foreign exchange and foreign trade control laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.

## MAXIMUM RATINGS

PARAMETER	SYMBOL	RATING	UNIT
Supply Voltage Range	$V_{CC}$	-0.5~7.0	V
DC Input Voltage	$V_{IN}$	-0.5~7.0	V
DC Output Voltage	$V_{OUT}$	-0.5~ $V_{CC}$ + 0.5	V
Input Diode Current	$I_{IK}$	-20	mA
Output Diode Current	$I_{OK}$	$\pm 20$	mA
DC Output Current	$I_{OUT}$	$\pm 25$	mA
DC $V_{CC}$ / Ground Current	$I_{CC}$	$\pm 75$	mA
Power Dissipation	$P_D$	180	mW
Storage Temperature	$T_{stg}$	-65~150	°C

## RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	RATING	UNIT
Supply Voltage	$V_{CC}$	2.0~3.6	V
Input Voltage	$V_{IN}$	0~5.5	V
Output Voltage	$V_{OUT}$	0~ $V_{CC}$	V
Operating Temperature	$T_{opr}$	-40~85	°C
Input Rise And Fall Time	$dt/dv$	0~100	ns/V

## ELECTRICAL CHARACTERISTICS

## DC characteristics

PARAMETER	SYM-BOL	TEST CONDITION	$V_{CC}$ (V)	Ta = 25°C			Ta = -40~85°C		UNIT
				MIN.	TYP.	MAX.	MIN.	MAX.	
Input Voltage	"H" Level $V_{IH}$		2.0	1.5	—	—	1.5	—	V
			3.0	2.0	—	—	2.0	—	
			3.6	2.4	—	—	2.4	—	
	"L" Level $V_{IL}$		2.0	—	—	0.5	—	0.5	
			3.0	—	—	0.8	—	0.8	
			3.6	—	—	0.8	—	0.8	
Output Voltage	"H" Level $V_{OH}$	$V_{IN} = V_{IH}$ or $V_{IL}$	$I_{OH} = -50\mu A$	2.0	1.9	2.0	—	1.9	V
			$I_{OH} = -50\mu A$	3.0	2.9	3.0	—	2.9	
			$I_{OH} = -4mA$	3.0	2.58	—	—	2.48	
	"L" Level $V_{OL}$	$V_{IN} = V_{IH}$ or $V_{IL}$	$I_{OL} = 50\mu A$	2.0	—	0.0	0.1	—	
			$I_{OL} = 50\mu A$	3.0	—	0.0	0.1	—	
			$I_{OL} = 4mA$	3.0	—	—	0.36	—	
3-state Output Off-state Current	$I_{OZ}$	$V_{IN} = V_{IH}$ or $V_{IL}$ $V_{OUT} = V_{CC}$ or GND	3.6	—	—	$\pm 0.25$	—	$\pm 2.5$	$\mu A$
Input Leakage Current	$I_{IN}$	$V_{IN} = 5.5V$ or GND	3.6	—	—	$\pm 0.1$	—	$\pm 1.0$	$\mu A$
Quiescent Supply Current	$I_{CC}$	$V_{IN} = V_{CC}$ or GND	3.6	—	—	4.0	—	40.0	$\mu A$

TIMING REQUIREMENTS (Input  $t_r = t_f = 3\text{ns}$ )

PARAMETER	SYM-BOL	TEST CONDITION	$V_{CC}$ (V)	Ta = 25°C		Ta = - 40~85°C		UNIT
				LIMIT	LIMIT	LIMIT	LIMIT	
Minimum Pulse Width (LE)	$t_W(H)$		2.7	6.5	7.5			ns
			$3.3 \pm 0.3$	5.0	5.0			
Minimum Set-up Time	$t_s$		2.7	5.0	5.0			ns
			$3.3 \pm 0.3$	3.5	3.5			
Minimum Hold Time	$t_h$		2.7	1.5	1.5			ns
			$3.3 \pm 0.3$	1.5	1.5			

AC characteristics (Input  $t_r = t_f = 3\text{ns}$ )

PARAMETER	SYM-BOL	TEST CONDITION	$V_{CC}$ (V)	$C_L$ (pF)	Ta = 25°C			Ta = - 40~85°C		UNIT	
					MIN.	TYP.	MAX.	MIN.	MAX.		
Propagation Delay Time (LE-Q)	$t_{PLH}$		2.7	15	—	8.2	15.6	1.0	18.5	ns	
				50	—	10.7	19.1	1.0	22.0		
	$t_{PHL}$		$3.3 \pm 0.3$	15	—	6.4	10.1	1.0	12.0		
				50	—	8.9	13.6	1.0	15.5		
Propagation Delay Time (D-Q)	$t_{PLH}$		2.7	15	—	7.6	14.5	1.0	17.5	ns	
				50	—	10.1	18.0	1.0	21.0		
	$t_{PHL}$		$3.3 \pm 0.3$	15	—	5.9	9.3	1.0	11.0		
				50	—	8.4	12.8	1.0	14.5		
Output Enable Time	$t_{PLZ}$	$R_L = 1\text{k}\Omega$	2.7	15	—	7.8	15.0	1.0	18.5	ns	
				50	—	10.3	18.5	1.0	22.0		
	$t_{PZH}$		$3.3 \pm 0.3$	15	—	6.1	9.7	1.0	12.0		
				50	—	8.6	13.2	1.0	15.5		
Output Disable Time	$t_{PLZ}$ $t_{PZH}$	$R_L = 1\text{k}\Omega$	2.7	50	—	12.1	19.1	1.0	22.0	ns	
			$3.3 \pm 0.3$	50	—	10.1	13.6	1.0	15.5		
Output To Output Skew	$t_{osLH}$ $t_{osHL}$	(Note 1)	2.7	50	—	—	1.5	—	1.5	ns	
Input Capacitance	$C_{IN}$	(Note 2)			—	4	10	—	10	pF	
Output Capacitance	$C_{OUT}$				—	6	—	—	—	pF	
Power Dissipation Capacitance	$C_{PD}$	(Note 3)			—	29	—	—	—	pF	

(Note 1) Parameter guaranteed by design.

 $(t_{osLH} = |t_{PLHm} - t_{PLHn}|, t_{osHL} = |t_{PHLm} - t_{PHLn}|)$ 

(Note 2) Parameter guaranteed by design.

(Note 3)  $C_{PD}$  is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption.

Average operating current can be obtained by the equation :

$$I_{CC(\text{opr.})} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/8 \text{ (per Latch)}$$


And the total  $C_{PD}$  when n pcs. of Latch operate can be gained by the following equation :

$$C_{PD}(\text{total}) = 21 + 8 \cdot n$$

Noise characteristics ( $T_a = 25^\circ\text{C}$ , Input  $t_r = t_f = 3\text{ns}$ ,  $C_L = 50\text{pF}$ )

PARAMETER	SYMBOL	TEST CONDITION	$V_{CC}$ (V)	TYP.	LIMIT	UNIT
			3.3			
Quiet Output Maximum Dynamic $V_{OL}$	$V_{OLP}$		3.3	0.5	0.8	V
Quiet Output Minimum Dynamic $V_{OL}$	$V_{OLV}$		3.3	-0.5	-0.8	V
Minimum High Level Dynamic Input Voltage	$V_{IHD}$		3.3	—	2.0	V
Maximum Low Level Dynamic Input Voltage	$V_{ILD}$		3.3	—	0.8	V


#### INPUT EQUIVALENT CIRCUIT



## OUTLINE DRAWING

SOP20-P-300-1.27

Unit : mm




Weight : 0.22g (Typ.)

## OUTLINE DRAWING

SOL20-P-300-1.27

Unit : mm

(Note) This package is not available in Japan.







Weight : 0.46g (Typ.)

**OUTLINE DRAWING**

TSSOP20-P-0044-0.65

Unit : mm



Weight : 0.08g (Typ.)