TOSHIBA CMOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC

TC74HC670AP, TC74HC670AF

4 WORD×4 BIT REGISTER FILE (3 - STATE)

The TC74HC670A is a high speed $4-WORD_S\times 4-BIT_S$ REGISTER FILE fabricated with silicon gate C2MOS technology.

It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

The register file is organized as 4 words of 4 bits each.

Separate read and write address inputs (RA, RB, and WA, WB) and enable inputs (\overline{RE} , \overline{WE}) are available permitting simultaneous writing into one word location and reading from another location.

Four data inputs (D0 D3) are provided to store the 4-bit words.

The write address inputs (WA, WB) determine the location of the stored word in the register. When write $Enable(\overline{WE})$ is held low, the data is enterd into addressed location. When \overline{WE} is held high, data and address inputs are inhibited. The data acquisition from the four registers is made possible by the read address inputs (RA, RB) when the Read Enable (\overline{RE}) is held low. When RE is held high the data outputs are in the high impedance state.


All inputs are equipped with protection circuits against static discharge or transient excess voltage.


FEATURES:

• High Speed-----t_{pd} = 23ns (Typ.)


at $V_{CC} = 5V$

- Low Power Dissipation ············ $I_{CC} = 4\mu A(Max.)$ at Ta = 25°C
- High Noise Immunity······ $V_{NIH} = V_{NIL} = 28\% V_{CC}(Min.)$
- Output Drive Capability ------ 10 LSTTL Loads
- Symmetrical Output Impedance… | I_{OH} | = I_{OL} = 4mA (Min.)
- Balanced Propagation Delays ····· t_{DLH} ≃ t_{DHL}
- Wide Operating Voltage Range ···· V_{CC} (opr.) = 2V~6V
- Pin and Function Compatible with 74LS670





IEC LOGIC SYMBOL



961001EBA2

■ TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specifical operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.

TRUTH TABLE

WRITE FUNCTION TABLE

WRI	TE INF	PUTS	WORDS						
WB	WA	WE	0	0 1		3			
L	L	L	Q = D	Q0	Q0	Q0			
L	Н	L	Q0	Q = D	Q0	Q0			
Н	L	┙	Q0	Q0	Q = D	Q0			
Н	Н	L	Q0	Q0	Q0	Q = D			
Х	Х	Н	Q0	Q0	Q0	Q0			

READ FUNCTION TABLE


REA	D INP	UTS	OUTPUTS					
RB	RA	RE	Q1 Q2		Q3	Q4		
L	L	L	W0B1	W0B2	W0B3	W0B4		
L	Н	L	W1B1	W1B2	W1B3	W1B4		
Н	L	L	W2B1	W2B2	W2B3	W2B4		
Н	Н	L	W3B1	W3B2	W3B3	W3B4		
Х	Х	Н	Z	Z	Z	Z		

NOTES 1. X : Don't Care

Z: High Impedance


- 2. (Q = D) = The four selected internal flip-flop outputs will assume the states applied to the four external data Inputs.
- 3. Q0 = The level of Q before the indicated input conditions were established.
- 4. W0B1 = The first bit of word 0, etc.





961001EBA2'

The products described in this document are subject to foreign exchange and foreign trade control laws.
The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
The information contained herein is subject to change without notice.



ABSOLUTE MAXIMUM RATINGS

-			
PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V _{cc}	-0.5~7.0	V
DC Input Voltage	V _{IN}	$-0.5 \sim V_{CC} + 0.5$	V
DC Output Voltage	V _{OUT}	−0.5~V _{CC} + 0.5	V
Input Diode Current	I _{IK}	± 20	mA
Output Diode Current	I _{OK}	± 20	mA
DC Output Current	I _{OUT}	± 25	mA
DC V _{CC} /Ground Current	I _{cc}	± 50	mA
Power Dissipation	P _D	500 (DIP)* / 180 (SOP)	mW
Storage Temperature	T_{stg}	−65~150	°C

^{*500}mW in the range of Ta = -40° C ~65°C. From Ta = 65°C to 85°C a derating factor of -10mW/°C should be applied up to 300mW.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	V_{CC}	2~6	V
Input Voltage	V _{IN}	0~V _{cc}	V
Output Voltage	V_{OUT}	0~V _{CC}	V
Operating Temperature	T _{opr}	−40~85	°C
Input Rise and Fall Time	t _r , t _f	$0 \sim 1000 (V_{CC} = 2.0V)$ $0 \sim 500 (V_{CC} = 4.5V)$ $0 \sim 400 (V_{CC} = 6.0V)$	ns

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL TEST		MDITION	V _{cc}	Ta = 25°C			Ta = -4	UNIT	
PARAIVIETER	SYMBOL	TEST CONDITION		(V)	MIN.	TYP.	MAX.	MIN.	MAX.	ONLL
High - Level Input Voltage	V _{IH}				1.50 3.15 4.20		_ _ _	1.50 3.15 4.20	_ _ _	٧
Low - Level Input Voltage	VIL			2.0 4.5 6.0			0.50 1.35 1.80		0.50 1.35 1.80	٧
High - Level Output Voltage	V _{OH}	V _{IN} = V _{IH} or V _{IL}	$I_{OH} = -20\mu A$	2.0 4.5 6.0	1.9 4.4 5.9	2.0 4.5 6.0	_ _ _	1.9 4.4 5.9		V
			$I_{OH} = -4 \text{ mA}$ $I_{OH} = -5.2 \text{ mA}$	4.5 6.0	4.18 5.68	4.31 5.80	_	4.13 5.63	_	
Low - Level Output Voltage	V _{OL}	V _{I N} =	$I_{OL} = 20 \mu A$	2.0 4.5 6.0		0.0 0.0 0.0	0.1 0.1 0.1	=	0.1 0.1 0.1	v
		V _{IH} or V _{IL}	$I_{OL} = 4 \text{ mA}$ $I_{OL} = 5.2 \text{ mA}$	4.5 6.0		0.17 0.18	0.26 0.26	_	0.33 0.33	
3 - State Output Off - State Current	l _{oz}	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $V_{OUT} = V_{CC} \text{ or GND}$		6.0	1	_	± 0.5	_	± 5.0	
Input Leakage Current	I _{I N}	$V_{IN} = V_{CC}$ or GND		6.0	-	_	± 0.1	_	± 1.0	μ A
Quiescent Supply Current	I _{CC}	$V_{IN} = V_{C}$	_c or GND	6.0	ı	_	4.0	_	40.0	

TIMING REQUIREMENTS (Input $t_r = t_f = 6ns$)

PARAMETER	SYMBOL	TEST CONDITION		Ta = 25°C		Ta = −40~85°C	UNIT
PARAIVIETER	SYMBOL	TEST CONDITION	V _{CC} (V)	TYP.	LIMIT	LIMIT	וואוטן
Minimum Pulse Width (WE)	t _{W(L)}		2.0 4.5 6.0		75 15 13	95 19 16	
Minimum Set-up Time (Dn — WE)	ts		2.0 4.5 6.0		50 10 9	65 13 11	
Minimum Set-up <u>Time</u> (WA, WB — WE)	t _s		2.0 4.5 6.0		0 0 0	0 0 0	ns
Minimum Hold Time (Dn — WE)	t _h		2.0 4.5 6.0		5 5 5	5 5 5	113
Minimum Hold Time (WA, WB – WE)	t _h		2.0 4.5 6.0	= =	0 0 0	0 0 0	
Minimum Latch Time (WE – RA, RB)	t _{latch}	Note(1)	2.0 4.5 6.0		75 15 13	95 19 16	

Note(1): t_{latch} is the time allowed for the internal output of the latch to assume the state of new data. This is important only when attempting to read from a location immediately after that location has received new data.

AC ELECTRICAL CHARACTERISTICS ($C_L = 15pF$, $V_{CC} = 5V$, $Ta = 25^{\circ}C$, Input $t_r = t_f = 6ns$)

		2 1 7 66 7				
PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Output Transition Time	t _{TLH} t _{THL}		_	4	8	
Propagation Delay Time (RA, AB — Qn)	t _{pLH} t _{pHL}		_	23	34	
Propagation Delay Time (WE-Qn)	t _{pLH} t _{pHL}		_	24	38	ns
Propagation Delay Time (Dn-Qn)	t _{pLH} t _{pHL}		_	22	32	
3 — State Output Enable Time	t _{pZL} t _{pZH}	$R_L = 1k\Omega$	_	11	18	
3 — State Output Disable Time	t _{pLZ} t _{pHZ}	$R_L = 1k\Omega$	_	11	15	

AC ELECTRICAL CHARACTERISTICS ($C_L = 50pF$, Input $t_r = t_f = 6ns$)

PARAMETER	SYMBOL	BOL TEST CONDITION F		Ta = 25°C			Ta = -4	UNIT	
FARAMETER	STIVIBUL	TEST CONDITION	V _{CC} (V)	MIN.	TYP.	MAX.	MIN.	MAX.	OIVIII
Output Transition Time	t _{TLH}		2.0 4.5	1 1	30 8	75 15	_	95 19	
	VTHL		6.0		7	13	_	16	1
Propagation Delay Time	t _{pLH}		2.0 4.5	_	90 27	195 39	_	245 49	
(RA, AB — Qn)	t _{pHL}		6.0	-	22	33	_	42	
Propagation Delay Time	t _{pLH}		2.0	_	95	220	_	275	
(WE-Qn)	l .'		4.5	_	28	44	_	55	
(112 (11)	t _{pHL}		6.0	1	22	37	_	47	
Propagation Delay Time	t _{pLH}		2.0	_	90	185	_	230	ns
(Dn-Qn)	t _{pHL}		4.5	_	26	37	_	46	
(511 411)	ФПС		6.0		20	31	_	39	
Output Enable time	t _{pZH}	D 1k0	2.0 4.5	_	46 14	110 22		140 28	
Output Enable time	t _{pZL}	$R_L = 1k\Omega$	6.0	_	12	19	_	24	
	+		2.0	_	25	95	_	120	
Output Disable time	t _{pLZ}	$R_L = 1k\Omega$	4.5	_	14	19	_	24	
	t _{pHZ}		6.0	1	12	16		20	
Input Capacitance	C _{IN}				5	10		10	
Output Capacitance	C _{OUT}			_	10	_	_	_	pF
Power Dissipation Capacitance	C _{PD} (1)			-	101		_	_	


Note (1) CPD is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC}$$
 (opr) = $C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}$

DIP 16PIN OUTLINE DRAWING (DIP16-P-300-2.54A)

Unit in mm



SOP 16PIN (200mil BODY) OUTLINE DRAWING (SOP16-P-300-1.27)

Unit in mm

