TOSHIBA CMOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC


TC9293F, TC9293FN, TC9293N

Σ - Δ MODULATION SYSTEM DA CONVERTER WITH ANALOG FILTER

TC9293F, TC9293FN, TC9293N are a 2'nd order Σ - Δ modulation system 1bit DA converter with a built-in 8 times over sampling digital filter and analog filter developing for digital audio equipment. As this IC is small package, SSOP24 (1.00mm, 0.65mm) and SDIP24, and the analog filter has been incorporated, it is able to output a direct analog wave form and construct small the digital filter~the analog output unit at a low price.

FEATURES

- Built in 8 times over sampling digital filter
- Low voltage operate (3.0~5.5V)
- Built-in digital de-emphasis filter
- In serial control mode, output amplitude can be set in 128steps of resolution using microcontroller command
- In parallel control mode, soft mute can be set for the output signal in 64steps in 20ms
- Over sampling ratio (OSR) of Σ - Δ modulation circuit is 192fs
- Support double speed operation
- Sampling frequency: 32kHz, 44.1kHz, 48kHz
- Built-in 2'nd order analog filter
- Characteristics of the digital filter and DA converter are as follows:



Weight

SSOP24-P-300-1.00 : 0.31g (Typ.) SSOP24-P-300-0.65A : 0.14g (Typ.) SDIP24-P-300-1.78 : 1.2g (Typ.)

DIGITAL FILTER (fs = 44.1kHz)


	DIGITAL FILTER	PASS-BAND RIPPLE	TRANSIENT BAND WIDTH	STOP BAND SUPPRESSION
Standard Operation	8fs	± 0.11dB	20k~24.1kHz	– 26dB
Double Speed Operation	8fs	± 0.11dB	20k~24.1kHz	– 26dB


DA CONVERTER $(V_{DD} = 5V)$

	OSR	NOISE DISTORTION	S/N
Standard Operation	192fs	– 85dB (Typ.)	96dB (Typ.)
Double Speed Operation	96fs	– 85dB (Typ.)	86dB (Typ.)

PIN CONNECTION

BLOCK DIAGRAM





PIN FUNCTION

PIN No.	SYMBOL	1/0	FUNCTION	REMARKS
1	V_{DD}	_	Digital block power supply pin.	
2	T1	ı	Test pin. Normally, use at "L".	
3	P/S	ı	Parallel/serial mode select pin.	
4	V_{DA}	_	Analog power supply pin.	
5	RO	0	R-ch analog output pin.	
6	GNDA	_	Analog ground pin.	
7	VR	_	Reference voltage pin.	
8	GNDA	_	Analog ground pin.	
9	LO	0	L-ch analog output pin.	
10	V_{DA}	_	Analog power supply pin.	
11	L/R	ı	LRCK polarity switching pin.	
12	GNDD	_	Digital ground pin.	
13	MCK	0	System clock output pin.	
14	GNDX	_	Crystal oscillator ground pin.	
15	ΧI	I	Crystal oscillator connection pin.	
16	хо	0	Generate the clock required by the system.	XI XO
17	V_{DX}	_	Crystal oscillator power supply pin.	
18	LATCH (BS)	I	Serial mode : Data latch signal input pin. Parallel mode : De-emphasis filter mode select pin.	SHUMITT INPUT
19	SHIFT (EMP)	I	Serial mode : Shift clock input pin. Parallel mode : De-emphasis filter control pin.	SHUMITT INPUT
20	ATT (SM)	I	Serial mode : Data input pin. Parallel mode : Soft mute control pin.	SHUMITT INPUT
21	HS	I	Standard / double speed operation control pin. Standard operation at "H", double speed operation at "L".	
22	DATA	ı	Audio data input pin.	
23	ВСК	ı	Bit clock input pin.	
24	LRCK	ı	LR clock input pin.	


DESCRIPTION OF BLOCK OPERATION

1. Crystal oscillation circuit and timing generator

Clock required for internal operation can be generated when crystal and capacitors are connected as shown in the following figure.

Further, this converter is also operable when system clock is input from the outside through XI pin (pin(5)).

However, a through consideration is required in this case because noise distortion and S/N ratio of the DA converter are largely affected by qualities of wave form such as jitter, rising and falling characteristics, etc. of system clock.



Use a crystal having a low CI value and good statability.

Fig.1 Configuration of crystal oscillation circuit.

The timing generator generates clock required for the digital filter, de-emphasis filter, interpolation filter and process timing signal.

2. Data input circuit

DATA and LRCK are taken in the shift register in the LSI at the rising edge of BCK.

As shown in the following timing example, it is therefore necessary to input DATA and LRCK in synchronism with the falling edge of BCK.

Further, because DATA has been to designed that 16 bits before the change point of LRCK are made effective data.




Fig.2a Example of input timing diagram $(L/\overline{R} = "L")$

If BCK is 48fs or 64fs, please input data as follows.




Fig.2b Example of input timing diagram ($L/\overline{R} = "L"$)

L/R channel data selection pin is pin①.

Table-1 Channel data

L/R INPUT	LRCK		
L/K INI OI	L	Н	
Н	R-ch data	L-ch data	
L	L-ch data	R-ch data	


3. Digital filter

Foldover noise component of the outside band is removed by the 8 times oversampling digital filter.

Table-2	Characteristics	of	the	digital	filter
I abic-2	Characteristics	O.	UIIC	aigitai	1111001

	Pass-band Ripple	Transient Bandwidth	Stop-Band Suppression
Standard Operation	±0.11dB	20.0k~24.1kHz	– 26dB
Double Speed Operation	± 0.11dB	20.0k~24.1kHz	– 26dB

Frequency characteristics of the digital filter are as follows: (Double speed operation is same)






Fig.3 Digital filter frequency characteristics (fs = 44.1kHz)

4. De-emphasis filter

The built-in digital de-emphasis circuit is available for three kinds of sampling frequency, fs of 32kHz, 44.1kHz, and 48kHz. The selection is done as shown in the following table.

Table-3 Truth table for de-emphasis filter selection at parallel mode

LATCH (BS)	Н	Н	L	L	Ī
SHIFT (EMP)	Н	L	Н	L]
MODE (fs SELECT)	32	48	44.1	OFF	(kHz)

Digitization of the de-emphasis filter has eliminated the necessity for external parts such as resistor, capacitor, analog switch, etc.

Further, to reduce the characteristic error of the de-emphasis filter, coefficients have been adjusted. The construction and characteristics of the de-emphasis filter are shown below.




Fig.4 Construction of IIR type digital de-emphasis filter





Fig.5 Filter characteristic

5. DA conversion circuit

The 2'nd order Σ - Δ modulation system DA converter for 2 channels (simultaneous output type) has been incorporated.



2'nd order $\Sigma - \Delta$ modulator: Y(Z) = X(Z) + $(1 - Z^{-1})^2$ Q(Z)

Fig.6 Construction of Σ - Δ modulation DA converter

7

It has been designed that clock for the Σ - Δ modulator is a half of master clock (MCK : Crystal oscillation clock) and the converter operates at 192fs at the standard operation. The noise shaping characteristic is shown below.




Fig.7 Noise shaping characteristic

6. Output circuit

These ICs is built-in 2'nd order analog low pass filter. These output is analog signal directly, RQ (pin⑤) and LO (pin⑨) pins.




Fig.8 Analog filter circuit

7. Soft mute circuit

This IC is a built-in soft mute circuit, it is possible to do soft mute, when SM pin is changed "L" level to "H" level during parallel mode.

Characteristic of soft mute ON/OFF and DA converter output level is as follows.

While output level is changing, it is not possible to accept soft mute ON/OFF control.




Fig.9 Soft mute DA converter output level

8. Description of internal control signal

Parallel and serial modes can be selected by the P/\overline{S} pin. The controll functions are described as follow.

8-1 Parallel mode $(P/\overline{S} pin = "H")$

In parallel mode, pin®, ®, are set as follows.

Table-4	Din	namor	a+	narallal	mode
14016-4	P111	names	aı	Daranei	mode

PIN No.	PIN NAME	FUNCTION
18	BS	De-emphasis filter mode select pin.
19	EMP	De-emphasis filter control pin.
20	SM	Soft mute control pin.

8-2 Serial mode $(P/\overline{S} pin = "L" : For micro processor control use)$

In serial mode, these ICs can be controlled by micro processor. The control function of pin®, <a>®, <a>® are as follows.

Table-5 Pin names at serial mode

PIN No.	PIN NAME	FUNCTION
18	LATCH	Data latch signal input pin
19	SHIFT	Shift clock signal input pin
20	ATT	Data input pin

LATCH and ATT signals are entered to the shift register of the LSI at the rising edge of SHIFT signal.

Also, LATCH signal should rise after a minimum of 1.5μ s of the last data is shifted to the register. If the shift pulse is changed while LATCH is Low, Mis-operation may occur. LATCH should be set at Low level until after D7 is shifted into the register.




Fig.10 Example for serial control mode data

In serial control mode, the control features are as follows. When this IC's power is ON, all these data must be setting.

Table-6 Serial mode control

SERIAL INPUT DATA	CONTRO	L SIGNAL
D7	0	1
D6	AT6	μ BS
D5	AT5	μ EMP
D4	AT4	_
D3	AT3	_
D2	AT2	_
D1	AT1	_
D0	AT0	_

AT0 \sim 6 : Attenuation level setting μ BS : De-emphasis mode select EMP : De-emphasis ON/OF select

1 Digital attenuator

D7 = "L" is the command for digital attenuator. It can be set to 128 levels as show below.

Table-7 Audio output of attenuation data

ATTENUATION CONTROL DATA D6~D0	AUDIO OUTPUT
7F (HEX) 7E (HEX)	0dB - 0.069dB
; (nex)	- 0.069dB :
01 (HEX)	– 42.076dB
00 (HEX)	_ ∞

The attenuation value can be calculated from input data as follow:

ATT = 20log (input data / 127)dB

Example: In case of attenuator = 7A

ATT = 20log (122 / 127)dB = -0.349dB

2 Digital De-emphasis filter

D7 = "H" is the command for Digital De-emphasis filter.

Table-8 De-emphasis filter setting

					-
μ BS	Н	Н	L	L	
μ EMP	Н	L	Н	L	
MODE	32	48	44.1	OFF	(kHz)

MAXIMUM RATINGS (Ta = 25°C)

CHARACTERISTIC		SYMBOL	RATING	UNIT	
Supply Voltage		V_{DD}	-0.3~6.0		
		V _{DA}	-0.3~6.0] V	
		V _{DX}	-0.3~6.0		
Input Voltage		V _{in}	-0.3~V _{DD} +0.3	٧	
Power - Dissipation -	TC9293F		200		
	TC9293FN	P _D	200	mW	
	TC9293N		300		
Operating Temperature		T _{opr}	- 35∼85	°C	
Storage Temperature		T _{stg}	- 55∼150	°C	

ELECTRICAL CHARACTERISTICS (Unless otherwise specified, Ta = 25°C, $V_{DD} = V_{DX} = V_{DA} = 5V$)


_	
DC	item

CHARACTE	RISTICS	SYMBOL	TEST CIR- CUIT	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Operating Supe	مار	V_{DD}			4.5	5.0	5.5	
	Operating Supply		_	Ta = -35~85°C	4.5	5.0	5.5	V
Voltage (1)		V _{DX}			4.5	5.0	5.5	
Operating Supe	مارر	V_{DD}		Ta = − 15~55°C	3.0	3.2	5.5	
Operating Supply Voltage (2)		V_{DX}	—	(Operation frequency	3.0	3.2	5.5	V
		V_{DA}		$\sqrt{12MHz} \le f_{opr} \le 18.5MHz $	3.0	3.2	5.5	
Power Dissipati	on	I _{DD}		XI = 16.9MHz		12	20	mΑ
Input Voltage "H" Level		v_{IH}			$V_{DD} \times 0.7$		V_{DD}	V
input voitage	"L" Level	V _{IL}			0	-	$V_{DD} \times 0.3$	∨ ∟
Input Current "H" Level	"H" Level	lіН			- 10	·	10	
Input Current	"L" Level	IJĽ			_ 10		10	μ A

AC item (Over-sampling ratio = 192fs)

CHARACTERISTICS	SYMBOL	TEST CIR- CUIT	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Table Harmonic Distortion + Noise 1	THD + N1	1	1kHz Sine wave, full-scale input $V_{DD} = V_{DX} = V_{DA} = 5V$	l	- 85	- 80	dB
Table Harmonic Distortion + Noise 2	THD + N2	1	1kHz Sine wave, full-scale input $V_{DD} = V_{DX} = V_{DA} = 3.0V$	l	- 85	- 78	dB
S/N Ratio	S/N	1		88	96	_	dB
Dynamic Range	DR	1	1kHz Sine wave, - 60dB input conversion	90	95		dB
Cross-talk	СТ	1	1kHz Sine wave, full-scale input	_	- 95	- 90	dB
Analog Output Level	Aout 1	1	1kHz Sine wave, full-scale input $V_{DD} = V_{DX} = V_{DA} = 5V$	-	1250	-	mVrms
Analog Output Level	Aout 2	_	1kHz Sine wave, full-scale input $V_{DD} = V_{DX} = V_{DA} = 3.0V$	l	750	1	
Operating Frequency	f _{opr}	_	$V_{DD} = V_{DA} = V_{DX} \ge 4.5V$	10	16.9344	19.2	MHz
Input Fraguency	f_{LR}		LRCK duty cycle = 50%	30	44.1	100	kHz
Input Frequency	f _{BCK}		BCK duty cycle = 50%	0.96	2.1168	4.3	MHz
Rise Time	t _r		LDCK DCK (100/ - 000/)			15	nc
Fall Time	t _f		LRCK, BCK (10%~90%)			15	ns
Delay Time	^t d		BCK		_	40	ns

• TEST CIRCUIT 1: Application circuit example is used.




SG : ANRITSU MG-22A or equivalent LPF : SHIBASOKU 725C built-in Filter

Distortion Factor Gauge: SHIBASOKU 725C or equivalent


Measuring Item	Distortion factor gauge filter setting A weight		
THD + N, CT	OFF		
S/N, DR	ON		

A weight: IEC-A or equivalent

• AC CHARACTERISTIC POINT (Input signal: LRCK, BCK, DATA)




APPLICATION CIRCUIT





Unit: mm


PACKAGE DIMENSIONS

SSOP24-P-300-1.00










Weight: 0.31g (Typ.)

Weight: 0.14g (Typ.)

PACKAGE DIMENSIONS

SDIP24-P-300-1.78

Unit: mm



Weight: 1.2g (Typ.)

RESTRICTIONS ON PRODUCT USE

000707EBA

- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.