TMS320VC5410A Fixed-Point Digital Signal Processor

Data Manual

Literature Number: SPRS139A November 2000 – Revised February 2001

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.







IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, license, warranty or endorsement thereof.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations and notices. Representation or reproduction of this information with alteration voids all warranties provided for an associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Resale of TI's products or services with <u>statements different from or beyond the parameters</u> stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Also see: Standard Terms and Conditions of Sale for Semiconductor Products, www.ti.com/sc/docs/stdterms.htm

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

REVISION HISTORY

REVISION	DATE	PRODUCT STATUS	HIGHLIGHTS
*	November 2000	Product Preview	Original
А	February 2001	Product Preview	Updated electrical characteristic data and removed references to internal oscillator functionality that is not currently supported.

Contents

Se	ction			Page
1	Introdu	uction		1
	1.1			1
	1.2		n	2
	1.3		inments	2
		1.3.1	Terminal Assignments for the GGU Package	2
		1.3.2	Pin Assignments for the PGE Package	4
	1.4	Signal De	escriptions	5
		Ü	·	
2	Functi	onal Over	view	10
	2.1	Memory		10
		2.1.1	Data Memory	10
		2.1.2	Program Memory	11
		2.1.3	Extended Program Memory	11
	2.2		ROM With Bootloader	11
	2.3	-	RAM	12
	2.4		Memory Security	12
	2.5		Мар	13
		2.5.1	Relocatable Interrupt Vector Table	13
	2.6	_	Peripherals	15
	2.0	2.6.1	Software-Programmable Wait-State Generator	16
		2.6.2	Programmable Bank-Switching	17
		2.6.3	Bus Holders	19
	2.7		O Ports	19
	2.7	2.7.1	Enhanced 8-/16-Bit Host-Port Interface (HPI8/16)	19
		2.7.2	HPI Nonmultiplexed Mode	20
	2.8		nnel Buffered Serial Ports (McBSPs)	22
	2.9		e Timer	24
	2.10		nerator	24
	2.11		d External Parallel Interface (XIO2)	25
	2.12		ntroller	28
	2.12	2.12.1	Features	29
		2.12.2	DMA External Access	29
		2.12.3	DMA Memory Map	31
		2.12.4	DMA Priority Level	32
		2.12.5	DMA Source/Destination Address Modification	32
		2.12.6	DMA in Autoinitialization Mode	32
		2.12.7	DMA Transfer Counting	33
		2.12.7	DMA Transfer Counting	33
		2.12.0	DMA Channel Index Registers	33
		2.12.9		34
		2.12.10	DMA Interrupts DMA Controller Synchronization Events	34
	2.13			34 35
	۷.۱۵	2.13.1	Purpose I/O Pins	
		2.13.1	McBSP Pins as General Purpose I/O	35
	2 1 4		HPI Data Pins as General-Purpose I/O	35
	2.14		Negister	36
	2.15	MELLIOLA-I	Mapped Registers	36



Se	ction		Page
	2.16 2.17 2.18	McBSP Control Registers and Subaddresses DMA Subbank Addressed Registers Interrupts	39 40 42
3	Docun	mentation Support	43
4	Electri	ical Specifications	44
	4.1	Absolute Maximum Ratings	44
	4.2	Recommended Operating Conditions	44
	4.3	Electrical Characteristics Over Recommended Operating Case Temperature Range (Unless Otherwise Noted)	45
	4.4	Package Thermal Resistance Characteristics	46
	4.5	Timing Parameter Symbology	46
	4.6	Clock Options	46
	4.0	4.6.1 Divide-By-Two and Divide-By-Four Clock Options	46
		4.6.2 Multiply-By-N Clock Option (PLL Enabled)	48
	4.7	Memory and Parallel I/O Interface Timing	49
	7.7	4.7.1 Memory Read	49
		4.7.2 Memory Write	52
		4.7.3 I/O Read	53
		4.7.4 I/O Write	54
	4.8	Ready Timing for Externally Generated Wait States	55
	4.9	HOLD and HOLDA Timings	58
	4.10	Reset, BIO, Interrupt, and MP/MC Timings	60
	4.11	Instruction Acquisition (IAQ) and Interrupt Acknowledge (IACK) Timings	62
	4.12	External Flag (XF) and TOUT Timings	63
	4.13	Multichannel Buffered Serial Port (McBSP) Timing	64
		4.13.1 McBSP Transmit and Receive Timings	64
		4.13.2 McBSP General-Purpose I/O Timing	67
		4.13.3 McBSP as SPI Master or Slave Timing	68
	4.14	Host-Port Interface Timing	72
		4.14.1 HPI8 Mode	72
		4.14.2 HPI16 Mode	76
5	Mecha	anical Data	80
-	5.1	GGU (S-PBGA-N144) Plastic Ball Grid Array Package	80
	5.2	PGE (S-PQFP-G144) Plastic Quad Flatpack	81



List of Figures

Figure		Page
1–1	144-Ball GGU MicroStar BGA (Bottom View)	2
1–2	144-Pin PGE Low-Profile Quad Flatpack (Top View)	2
2–1	TMS320VC5410A Functional Block Diagram	10
2–2	Program and Data Memory Map	13
2–3	Extended Program Memory Map	13
2–4	Processor Mode Status (PMST) Register	14
2–5	Software Wait-State Register (SWWSR) [Memory-Mapped Register (MMR) Address 0028h]	16
2–6	Software Wait-State Control Register (SWCR) [MMR Address 002Bh]	17
2–7	Bank-Switching Control Register (BSCR) [MMR Address 0029h]	17
2–8	Host-Port Interface — Nonmultiplexed Mode	20
2–9	HPI Memory Map	21
2–10	Multichannel Control Registers (MCR1 and MCR2)	23
2–11	Pin Control Register (PCR)	23
2–12	Nonconsecutive Memory Read and I/O Read Bus Sequence	26
2–13	Consecutive Memory Read Bus Sequence (n = 3 reads)	27
2–14	Memory Write and I/O Write Bus Sequence	28
2–15	DMA Transfer Mode Control Register (DMMCRn)	29
2–16	On-Chip DMA Memory Map for Program Space (DLAXS = 0 and SLAXS = 0)	31
2–17	On-Chip DMA Memory Map for Data and IO Space (DLAXS = 0 and SLAXS = 0)	32
2–18	DMPREC Register	33
2–19	General-Purpose I/O Control Register (GPIOCR) [MMR Address 003Ch]	35
2–20	General-Purpose I/O Status Register (GPIOSR) [MMR Address 003Dh]	35
2–21	Device ID Register (CSIDR) [MMR Address 003Eh]	36
2–22	IFR and IMR	42
4–1	3.3-V Test Load Circuit	45
4–2	External Divide-by-Two Clock Timing	47
4–3	Multiply-by-One Clock Timing	48
4–4	Nonconsecutive Mode Memory Reads	50
4–5	Consecutive Mode Memory Reads	51
4–6	Memory Write (MSTRB = 0)	52
4–7	Parallel I/O Port Read (IOSTRB = 0)	53
4–8	Parallel I/O Port Write (IOSTRB = 0)	54
4–9	Memory Read With Externally Generated Wait States	56
4–10	Memory Write With Externally Generated Wait States	56
4–11	I/O Read With Externally Generated Wait States	57
4–12	I/O Write With Externally Generated Wait States	57
4–13	HOLD and HOLDA Timings (HM = 1)	59



Figures

Figure		Page
4–14	Reset and BIO Timings	60
4–15	Interrupt Timing	61
4–16	MP/MC Timing	61
4–17	Instruction Acquisition (IAQ) and Interrupt Acknowledge (IACK) Timings	62
4–18	External Flag (XF) Timing	63
4–19	TOUT Timing	63
4–20	McBSP Receive Timings	65
4–21	McBSP Transmit Timings	66
4–22	McBSP General-Purpose I/O Timings	67
4–23	McBSP Timing as SPI Master or Slave: CLKSTP = 10b, CLKXP = 0	68
4–24	McBSP Timing as SPI Master or Slave: CLKSTP = 11b, CLKXP = 0	69
4–25	McBSP Timing as SPI Master or Slave: CLKSTP = 10b, CLKXP = 1	70
4–26	McBSP Timing as SPI Master or Slave: CLKSTP = 11b, CLKXP = 1	71
4–27	Using HDS to Control Accesses (HCS Always Low)	74
4–28	Using HCS to Control Accesses	75
4–29	HINT Timing	75
4–30	GPIOx Timings	75
4–31	Nonmultiplexed Read Timings	78
4–32	Nonmultiplexed Write Timings	79
4–33	HRDY Relative to CLKOUT	79
5–1	TMS320VC5410A 144-Ball MicroStar BGA Plastic Ball Grid Array Package	80
5–2	TMS320VC5410A 144-Pin Low-Profile Quad Flatpack (PGF)	81



List of Tables

Table		Page
1–1	Terminal Assignments for the TMS320VC5410AGGU (144-Pin BGA Package)	3
1–2	Signal Descriptions	5
2–1	Standard On-Chip ROM Layout	12
2–2	Processor Mode Status (PMST) Register Bit Fields	15
2–3	Software Wait-State Register (SWWSR) Bit Fields	16
2–4	Software Wait-State Control Register (SWCR) Bit Fields	17
2–5	Bank-Switching Control Register (BSCR) Fields	18
2–6	Bus Holder Control Bits	19
2–7	Sample Rate Input Clock Selection	23
2–8	Clock Mode Settings at Reset	25
2–9	DMD Section of the DMMCRn Register	30
2–10	DMA Reload Register Selection	33
2–11	DMA Interrupts	34
2–12	DMA Synchronization Events	34
2–13	DMA Channel Interrupt Selection	34
2–14	CPU Memory-Mapped Registers	36
2–15	Peripheral Memory-Mapped Registers for Each DSP Subsystem	38
2–16	McBSP Control Registers and Subaddresses	39
2–17	DMA Subbank Addressed Registers	40
2–18	Interrupt Locations and Priorities	42
4–1	Thermal Resistance Characteristics	46
4–2	Clock Mode Pin Settings for the Divide-By-2 and By Divide-by-4 Clock Options	46
4–3	Divide-By-2 and Divide-by-4 Clock Options Timing Requirements	47
4–4	Divide-By-2 and Divide-by-4 Clock Options Switching Characteristics	47
4–5	Multiply-By-N Clock Option Timing Requirements	48
4–6	Multiply-By-N Clock Option Switching Characteristics	48
4–7	Memory Read Timing Requirements	49
4–8	Memory Read Switching Characteristics	49
4–9 4–10	Memory Write Switching Characteristics	52
4–10 4–11	I/O Read Timing Requirements	53 53
4–11	I/O Read Switching Characteristics	54
4–12	I/O Write Switching Characteristics	55
4–13 4–14	Ready Switching Characteristics for Externally Generated Wait States	55
4–15	HOLD and HOLDA Timing Requirements	58
4–16	HOLD and HOLDA Switching Characteristics	58
4–17	Reset, BIO, Interrupt, and MP/MC Timing Requirements	60
4–18	Instruction Acquisition (IAQ) and Interrupt Acknowledge (IACK) Switching Characteristics	62
4–19	External Flag (XF) and TOUT Switching Characteristics	63
4–20	McBSP Transmit and Receive Timing Requirements	64
4–21	McBSP Transmit and Receive Switching Characteristics	65
4–22	McBSP General-Purpose I/O Timing Requirements	67
4–23	McBSP General-Purpose I/O Switching Characteristics	67
4-24	McBSP as SPI Master or Slave Timing Requirements (CLKSTP = 10b, CLKXP = 0)	68
	• • • • • • • • • • • • • • • • • • • •	



Tables

Table		Page
4–25	McBSP as SPI Master or Slave Switching Characteristics (CLKSTP = 10b, CLKXP = 0)	68
4–26	McBSP as SPI Master or Slave Timing Requirements (CLKSTP = 11b, CLKXP = 0)	69
4–27	McBSP as SPI Master or Slave Switching Characteristics (CLKSTP = 11b, CLKXP = 0)	69
4–28	McBSP as SPI Master or Slave Timing Requirements (CLKSTP = 10b, CLKXP = 1)	70
4–29	McBSP as SPI Master or Slave Switching Characteristics (CLKSTP = 10b, CLKXP = 1)	70
4–30	McBSP as SPI Master or Slave Timing Requirements (CLKSTP = 11b, CLKXP = 1)	71
4–31	McBSP as SPI Master or Slave Switching Characteristics (CLKSTP = 11b, CLKXP = 1)	71
4–32	HPI8 Mode Timing Requirements	72
4–33	HPI8 Mode Switching Characteristics	73
4–34	HPI16 Mode Timing Requirements	76
4-35	HPI16 Mode Switching Characteristics	77



1 Introduction

This section describes the main features of the TMS320VC5410A, lists the pin assignments, and describes the function of each pin. This data manual also provides a detailed description section, electrical specifications, parameter measurement information, and mechanical data about the available packaging.

NOTE: This data manual is designed to be used in conjunction with the *TMS320C54x*[™] *DSP Functional Overview* (literature number SPRU307).

1.1 Features

- Advanced Multibus Architecture With Three Separate 16-Bit Data Memory Buses and One Program Memory Bus
- 40-Bit Arithmetic Logic Unit (ALU) Including a 40-Bit Barrel Shifter and Two Independent 40-Bit Accumulators
- 17-×17-Bit Parallel Multiplier Coupled to a 40-Bit Dedicated Adder for Non-Pipelined Single-Cycle Multiply/Accumulate (MAC) Operation
- Compare, Select, and Store Unit (CSSU) for the Add/Compare Selection of the Viterbi Operator
- Exponent Encoder to Compute an Exponent Value of a 40-Bit Accumulator Value in a Single Cycle
- Two Address Generators With Eight Auxiliary Registers and Two Auxiliary Register Arithmetic Units (ARAUs)
- Data Bus With a Bus Holder Feature
- Extended Addressing Mode for 8M × 16-Bit Maximum Addressable External Program Space
- 64K x 16-Bit On-Chip RAM Composed of:

 Fight Blocks of 8K × 16-Bit On-Chip
 - Eight Blocks of 8K × 16-Bit On-Chip Dual-Access Program/Data RAM
- 16K × 16-Bit On-Chip ROM Configured for Program Memory
- Enhanced External Parallel Interface (XIO2)
- Single-Instruction-Repeat and Block-Repeat Operations for Program Code
- Block-Memory-Move Instructions for Better Program and Data Management
- Instructions With a 32-Bit Long Word Operand
- Instructions With Two- or Three-Operand Reads

- Arithmetic Instructions With Parallel Store and Parallel Load
- Conditional Store Instructions
- Fast Return From Interrupt
- On-Chip Peripherals
 - Software-Programmable Wait-State Generator and Programmable Bank-Switching
 - On-Chip Programmable Phase-Locked Loop (PLL) Clock Generator With External Clock Source
 - One 16-Bit Timer
 - Six-Channel Direct Memory Access (DMA) Controller
 - Three Multichannel Buffered Serial Ports (McBSPs)
 - 8/16-Bit Enhanced Parallel Host-Port Interface (HPI8/16)
- Power Consumption Control With IDLE1, IDLE2, and IDLE3 Instructions With Power-Down Modes
- CLKOUT Off Control to Disable CLKOUT
- On-Chip Scan-Based Emulation Logic, IEEE Std 1149.1[†] (JTAG) Boundary Scan Logic
- 144-Pin Ball Grid Array (BGA) (GGU Suffix)
- 144-Pin Low-Profile Quad Flatpack (LQFP) (PGE Suffix)
- 6.25-ns Single-Cycle Fixed-Point Instruction Execution Time (160 MIPS)
- 8.33-ns Single-Cycle Fixed-Point Instruction Execution Time (120 MIPS)
- 3.3-V I/O Supply Voltage (160 and 120 MIPS)
- 1.6-V Core Supply Voltage (160 MIPS)
- 1.5-V Core Supply Voltage (120 MIPS)

TMS320C54x is a trademark of Texas Instruments.

† IEEE Standard 1149.1-1990 Standard-Test-Access Port and Boundary Scan Architecture.



1.2 Description

The TMS320VC5410A fixed-point, digital signal processor (DSP) (hereafter referred to as the 5410A unless otherwise specified) is based on an advanced modified Harvard architecture that has one program memory bus and three data memory buses. This processor provides an arithmetic logic unit (ALU) with a high degree of parallelism, application-specific hardware logic, on-chip memory, and additional on-chip peripherals. The basis of the operational flexibility and speed of this DSP is a highly specialized instruction set.

Separate program and data spaces allow simultaneous access to program instructions and data, providing a high degree of parallelism. Two read operations and one write operation can be performed in a single cycle. Instructions with parallel store and application-specific instructions can fully utilize this architecture. In addition, data can be transferred between data and program spaces. Such parallelism supports a powerful set of arithmetic, logic, and bit-manipulation operations that can all be performed in a single machine cycle. The 5410A also includes the control mechanisms to manage interrupts, repeated operations, and function calls.

1.3 Pin Assignments

Figure 1–1 illustrates the ball locations for the 144-pin ball grid array (BGA) package and is used in conjunction with Table 1–1 to locate signal names and ball grid numbers. Figure 1–2 provides the pin assignments for the 144-pin low-profile quad flatpack (LQFP) package.

1.3.1 Terminal Assignments for the GGU Package




Figure 1–1. 144-Ball GGU MicroStar BGA™ (Bottom View)

Table 1–1 lists each signal name and BGA ball number for the 144-pin TMS320VC5410AGGU package. Table 1–2 lists each terminal name, terminal function, and operating modes for the TMS320VC5410A.

MicroStar BGA is a trademark of Texas Instruments.




Table 1–1. Terminal Assignments for the TMS320VC5410AGGU (144-Pin BGA Package)[†]

SIGNAL QUADRANT 1	BGA BALL#	SIGNAL QUADRANT 2	BGA BALL#	SIGNAL QUADRANT 3	BGA BALL#	SIGNAL QUADRANT 4	BGA BALL#
CVSS	A1	BFSX1	N13	CVSS	N1	A19	A13
A22	B1	BDX1	M13	BCLKR1	N2	A20	A12
CV _{SS}	C2	DV_DD	L12	HCNTL0	M3	CV _{SS}	B11
DV _{DD}	C1	DVSS	L13	DVSS	N3	DV _{DD}	A11
A10	D4	CLKMD1	K10	BCLKR0	K4	D6	D10
HD7	D3	CLKMD2	K11	BCLKR2	L4	D7	C10
A11	D2	CLKMD3	K12	BFSR0	M4	D8	B10
A12	D1	HPI16	K13	BFSR2	N4	D9	A10
A13	E4	HD2	J10	BDR0	K5	D10	D9
A14	E3	TOUT	J11	HCNTL1	L5	D11	C9
A15	E2	EMU0	J12	BDR2	M5	D12	В9
CV _{DD}	E1	EMU1/OFF	J13	BCLKX0	N5	HD4	A9
HAS	F4	TDO	H10	BCLKX2	K6	D13	D8
DVSS	F3	TDI	H11	CVSS	L6	D14	C8
CVSS	F2	TRST	H12	HINT	M6	D15	B8
CV _{DD}	F1	TCK	H13	CV _{DD}	N6	HD5	A8
HCS	G2	TMS	G12	BFSX0	M7	CV _{DD}	В7
HR/W	G1	CVSS	G13	BFSX2	N7	CVSS	A7
READY	G3	CV _{DD}	G11	HRDY	L7	HDS1	C7
PS	G4	HPIENA	G10	DV _{DD}	K7	DVSS	D7
DS	H1	DVSS	F13	DVSS	N8	HDS2	A6
ĪS	H2	CLKOUT	F12	HD0	M8	DV _{DD}	В6
R/W	НЗ	HD3	F11	BDX0	L8	A0	C6
MSTRB	H4	X1	F10	BDX2	K8	A1	D6
IOSTRB	J1	X2/CLKIN	E13	IACK	N9	A2	A5
MSC	J2	RS	E12	HBIL	M9	A3	B5
XF	J3	D0	E11	NMI	L9	HD6	C5
HOLDA	J4	D1	E10	INT0	K9	A4	D5
ĪĀQ	K1	D2	D13	ĪNT1	N10	A5	A4
HOLD	K2	D3	D12	ĪNT2	M10	A6	B4
BIO	K3	D4	D11	INT3	L10	A7	C4
MP/MC	L1	D5	C13	CV _{DD}	N11	A8	А3
DV _{DD}	L2	A16	C12	HD1	M11	A9	В3
CVSS	L3	DVSS	C11	CVSS	L11	CV _{DD}	C3
BDR1	M1	A17	B13	BCLKX1	N12	A21	A2
BFSR1	M2	A18	B12	DV _{SS}	M12	DV _{SS}	B2

[†] DV_{DD} is the power supply for the I/O pins while CV_{DD} is the power supply for the core CPU.

1.3.2 Pin Assignments for the PGE Package

The TMS320VC5410APGE 144-pin low-profile quad flatpack (LQFP) pin assignments are shown in Figure 1–2.



NOTE A: DV_{DD} is the power supply for the I/O pins while CV_{DD} is the power supply for the core CPU. V_{SS} is the ground for both the I/O pins and the core CPU.

Figure 1–2. 144-Pin PGE Low-Profile Quad Flatpack (Top View)

1.4 Signal Descriptions

Table 1–2 lists each signal, function, and operating mode(s) grouped by function. See Section 1.3 for exact pin locations based on package type.

Table 1-2. Signal Descriptions

T	ERMINAL NAME	ı/o†	DESCRIPTION
			DATA SIGNALS
A22 A21 A20 A19 A18 A17 A16 A15 A14 A13 A12 A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0	(MSB)	I/O/Z [‡] §	Parallel address bus A22 [most significant bit (MSB)] through A0 [least significant bit (LSB)]. The sixteen LSB lines, A0 to A15, are multiplexed to address external memory (program, data) or I/O. The seven MSB lines, A16 to A22, address external program space memory. A22–A0 is placed in the high-impedance state in the hold mode. A22–A0 also goes into the high-impedance state when OFF is low. A16–A0 are inputs in HPI16 mode. These pins can be used to address internal memory via the host-port interface (HPI) when the HPI16 pin is high. These pins also have Schmitt trigger inputs. The address bus has a bus holder feature that eliminates passive components and the power dissipation associated with them. The bus holder keeps the address bus at the previous logic level when the bus goes into a high-impedance state.
D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0	(MSB)	I/O/Z\$	Parallel data bus D15 (MSB) through D0 (LSB). D15–D0 is multiplexed to transfer data between the core CPU and external data/program memory or I/O devices or HPI in HPI16 mode (when HPI16 pin is high). D15–D0 is placed in the high-impedance state when not outputting data or when RS or HOLD is asserted. D15–D0 also goes into the high-impedance state when OFF is low. The data bus has a bus holder feature that eliminates passive components and the power dissipation associated with them. The bus holder keeps the data bus at the previous logic level when the bus goes into the high-impedance state. The bus holders on the data bus can be enabled/disabled under software control.

[†] I = Input, O = Output, Z = High-impedance, S = Supply

[‡] These pins have Schmitt trigger inputs.

[§] This pin has an internal bus holder controlled by way of the BSCR register.

This pin has an internal pullup resistor.

[#] This pin has an internal pulldown resistor.

Table 1-2. Signal Descriptions (Continued)

	Table 1–2. Signal Descriptions (Continued)			
TERMINAL NAME	vot	DESCRIPTION		
		INITIALIZATION, INTERRUPT AND RESET OPERATIONS		
TACK	O/Z	Interrupt acknowledge signal. IACK indicates receipt of an interrupt and that the program counter is fetching the interrupt vector location designated by A15–A0. IACK also goes into the high-impedance state when OFF is low.		
NT0	1	External user interrupt inputs. INT0–INT3 are maskable and are prioritized by the interrupt mask register (IMR) and the interrupt mode bit. INT0 –INT3 can be polled and reset by way of the interrupt flag register (IFR).		
NMI [‡]	I	Nonmaskable interrupt. NMI is an external interrupt that cannot be masked by way of the INTM or the IMR. When NMI is activated, the processor traps to the appropriate vector location.		
RS‡	1	Reset. RS causes the digital signal processor (DSP) to terminate execution and forces the program counter to 0FF80h. When RS is brought to a high level, execution begins at location 0FF80h of program memory. RS affects various registers and status bits.		
MP/MC	1	Microprocessor/microcomputer mode select. If active low at reset, microcomputer mode is selected, and the internal program ROM is mapped into the upper 16K words of program memory space. If the pin is driven high during reset, microprocessor mode is selected, and the on-chip ROM is removed from program space. This pin is only sampled at reset, and the MP/MC bit of the processor mode status (PMST) register can override the mode that is selected at reset.		
		MULTIPROCESSING SIGNALS		
BIO‡	I	Branch control. A branch can be conditionally executed when $\overline{\text{BIO}}$ is active. If low, the processor executes the conditional instruction. The $\overline{\text{BIO}}$ condition is sampled during the decode phase of the pipeline for the XC instruction, and all other instructions sample $\overline{\text{BIO}}$ during the read phase of the pipeline.		
XF	O/Z	External flag output (latched software-programmable signal). XF is set high by the SSBX XF instruction, set low by RSBX XF instruction or by loading ST1. XF is used for signaling other processors in multiprocessor configurations or used as a general-purpose output pin. XF goes into the high-impedance state when OFF is low, and is set high at reset.		
		MEMORY CONTROL SIGNALS		
DS PS IS	O/Z	Data, program, and I/O space select signals. \overline{DS} , \overline{PS} , and \overline{IS} are always high unless driven low for communicating to a particular external space. Active period corresponds to valid address information. \overline{DS} , \overline{PS} , and \overline{IS} are placed into the high-impedance state in the hold mode; these signals also go into the high-impedance state when \overline{OFF} is low.		
MSTRB	O/Z	Memory strobe signal. MSTRB is always high unless low-level asserted to indicate an external bus access to data or program memory. MSTRB is placed in the high-impedance state in the hold mode; it also goes into the high-impedance state when OFF is low.		
READY	1	Data ready. READY indicates that an external device is prepared for a bus transaction to be completed. If the device is not ready (READY is low), the processor waits one cycle and checks READY again. Note that the processor performs ready detection if at least two software wait states are programmed. The READY signal is not sampled until the completion of the software wait states.		
R/W	O/Z	Read/write signal. R/\overline{W} indicates transfer direction during communication to an external device. R/\overline{W} is normally in the read mode (high), unless it is asserted low when the DSP performs a write operation. R/\overline{W} is placed in the high-impedance state in the hold mode; and it also goes into the high-impedance state when \overline{OFF} is low.		
ĪOSTRB	O/Z	I/O strobe signal. IOSTRB is always high unless low-level asserted to indicate an external bus access to an I/O device. IOSTRB is placed in the high-impedance state in the hold mode; it also goes into the high-impedance state when OFF is low.		
HOLD	ı	Hold input. HOLD is asserted to request control of the address, data, and control lines. When acknowledged by the 5410A, these lines go into the high-impedance state.		

 $[\]dagger$ I = Input, O = Output, Z = High-impedance, S = Supply



[†] These pins have Schmitt trigger inputs.

§ This pin has an internal bus holder controlled by way of the BSCR register.

 $[\]P$ This pin has an internal pullup resistor. # This pin has an internal pulldown resistor.

Table 1–2. Signal Descriptions (Continued)

TERMINAL NAME	Vo †	DESCRIPTION				
	MEMORY CONTROL SIGNALS (CONTINUED)					
HOLDA	O/Z	Hold acknowledge. HOLDA indicates to the external circuitry that the processor is in a hold state and that the address, data, and control lines are in the high-impedance state, allowing them to be available to the external circuitry. HOLDA also goes into the high-impedance state when OFF is low.				
MSC	O/Z	Microstate complete. MSC indicates completion of all software wait states. When two or more software wait states are enabled, the MSC pin goes active at the beginning of the first software wai <u>t</u> state and goes inactive high at the beginning of the last software wait state. If connected to the READY input, MSC forces one external wait state after the last internal wait state is completed. MSC also goes into the high-impedance state when OFF is low.				
ĪĀQ	O/Z	Instruction acquisition signal. IAQ is asserted (active low) when there is an instruction address on the address bus and goes into the high-impedance state when OFF is low.				
		TIMER SIGNALS				
CLKOUT	O/Z	Clock output signal. CLKOUT can represent the machine-cycle rate of the CPU divided by 1, 2, 3, or 4 as configured in the bank-switching control register (BSCR). Following reset, CLKOUT represents the machine-cycle rate divided by 4.				
CLKMD1 [‡] CLKMD2 [‡] CLKMD3 [‡]	I	Clock mode select signals. CLKMD1–CLKMD3 allow the selection and configuration of different clock modes such as crystal, external clock, and PLL mode. The external CLKMD1–CLKMD3 pins are sampled to determine the desired clock generation mode while $\overline{\text{RS}}$ is low. Following reset, the clock generation mode can be reconfigured by writing to the internal clock mode register in software.				
X2/CLKIN	I	Clock input. X2/CLKIN functions as the clock input.				
X1	0	Leave unconnected, the internal oscillator function not supported.				
TOUT	0	Timer output. TOUT signals a pulse when the on-chip timer counts down past zero. The pulse is one CLKOUT cycle wide. TOUT also goes into the high-impedance state when \overline{OFF} is low.				
MULTICH	ANNEL BUF	FERED SERIAL PORT 0 (McBSP #0), MULTICHANNEL BUFFERED SERIAL PORT 1 (McBSP #1), AND MULTICHANNEL BUFFERED SERIAL PORT 2 (McBSP #2) SIGNALS				
BCLKR0 [‡] BCLKR1 [‡] BCLKR2 [‡]	I/O/Z	Receive clock input. BCLKR can be configured as an input or an output; it is configured as an input following reset. BCLKR serves as the serial shift clock for the buffered serial port receiver.				
BDR0 BDR1 BDR2	I	Serial data receive input				
BFSR0 BFSR1 BFSR2	I/O/Z	Frame synchronization pulse for receive input. BFSR can be configured as an input or an output; it is configured as an input following reset. The BFSR pulse initiates the receive data process over BDR.				
BCLKX0 [‡] BCLKX1 [‡] BCLKX2 [‡]	I/O/Z	Transmit clock. BCLKX serves as the serial shift clock for the McBSP transmitter. BCLKX can be configured as an input or an output, and is configured as an input following reset. BCLKX enters the high-impedance state when OFF goes low.				
BDX0 BDX1 BDX2	O/Z	Serial data transmit output. BDX is placed in the high-impedance state when not transmitting, when $\overline{\text{RS}}$ is asserted, or when $\overline{\text{OFF}}$ is low.				
BFSX0 BFSX1 BFSX2	I/O/Z	Frame synchronization pulse for transmit input/output. The BFSX pulse initiates the data transmit process over BDX. BFSX can be configured as an input or an output, and is configured as an input following reset. BFSX goes into the high-impedance state when OFF is low.				

[†] I = Input, O = Output, Z = High-impedance, S = Supply



[†] These pins have Schmitt trigger inputs.

§ This pin has an internal bus holder controlled by way of the BSCR register.

¶ This pin has an internal pullup resistor.

This pin has an internal pulldown resistor.

Table 1–2. Signal Descriptions (Continued)

TERMINAL NAME	_{I/O} †	DESCRIPTION
		HOST-PORT INTERFACE SIGNALS
HD0-HD7 [‡] §	I/O/Z	Parallel bidirectional data bus. The HPI data bus is used by a host device bus to exchange information with the HPI registers. These pins can also be used as general-purpose I/O pins. HD0–HD7 is placed in the high-impedance state when not outputting data or when $\overline{\text{OFF}}$ is low. The HPI data bus includes bus holders to reduce the static power dissipation caused by floating, unused pins. When the HPI data bus is not being driven by the 5410A, the bus holders keep the pins at the previous logic level. The HPI data bus holders are disabled at reset and can be enabled/disabled via the HBH bit of the BSCR.
HCNTL0¶ HCNTL1¶	I	Control inputs. HCNTL0 and HCNTL1 select a host access to one of the three HPI registers. The control inputs have internal pullups that are only enabled when HPIENA = 0. These pins are not used when HPI16 = 1.
HBIL¶	1	Byte identification. HBIL identifies the first or second byte of transfer. The HPIL input has an internal pullup resistor that is only enabled when HPIENA = 0. This pin is not used when HPI16 = 1.
HCS [‡] ¶	1	Chip select. HCS is the select input for the HPI and must be driven low during accesses. The chip select input has an internal pullup resistor that is only enabled when HPIENA = 0.
HDS1 [‡] ¶ HDS2 [‡] ¶	I	Data strobe. HDS1 and HDS2 are driven by the host read and write strobes to control the transfer. The strobe inputs have internal pullup resistors that are only enabled when HPIENA = 0.
HAS [‡] ¶	I	Address strobe. Host with multiplexed address and data pins requires HAS to latch the address in the HPIA register. HAS input has an internal pullup resistor that is only enabled when HPIENA = 0.
HR/W¶	1	Read/write. HR/ \overline{W} controls the direction of the HPI transfer. HR/ \overline{W} has an internal pullup resistor that is only enabled when HPIENA = 0.
HRDY	O/Z	Ready output. HRDY goes into the high-impedance state when \overline{OFF} is low. The ready output informs the host when the HPI is ready for the next transfer.
HINT	O/Z	Interrupt output. This output is used to interrupt the host. When the DSP is in reset, HINT is driven high. HINT goes into the high-impedance state when OFF is low. This pin is not used when HPI16 = 1.
HPIENA [#]	I	HPI module select. HPIENA must be tied to DV _{DD} to have HPI selected. If HPIENA is left open or connected to ground, the HPI module is not selected, internal pullup for the HPI input pins are enabled, and the HPI data bus has holders set. HPIENA is provided with an internal pulldown resistor that is active only when RS is low. HPIENA is sampled when RS goes high and is ignored until RS goes low again.
HPI16 [#]	1	HPI16 mode selection
		SUPPLY PINS
CVSS	S	Ground. Dedicated ground for the core CPU
CV _{DD}	S	+V _{DD} . Dedicated power supply for the core CPU
DVSS	S	Ground. Dedicated ground for I/O pins
DV_{DD}	S	+V _{DD} . Dedicated power supply for I/O pins

 $[\]dagger I = Input$, O = Output, Z = High-impedance, S = Supply

[‡] These pins have Schmitt trigger inputs.

[§] This pin has an internal bus holder controlled by way of the BSCR register.

¶ This pin has an internal pullup resistor.

[#] This pin has an internal pulldown resistor.

Table 1–2. Signal Descriptions (Continued)

TERMINAL NAME	vot	DESCRIPTION							
	TEST PINS								
TCK ^{‡¶}	I	IEEE standard 1149.1 test clock. TCK is normally a free-running clock signal with a 50% duty cycle. The changes on test access port (TAP) of input signals TMS and TDI are clocked into the TAP controller, instruction register, or selected test data register on the rising edge of TCK. Changes at the TAP output signal (TDO) occur on the falling edge of TCK.							
TDI¶	1	IEEE standard 1149.1 test data input. Pin with internal pullup device. TDI is clocked into the selected register (instruction or data) on a rising edge of TCK.							
TDO	O/Z	IEEE standard 1149.1 test data output. The contents of the selected register (instruction or data) are shifted out of TDO on the falling edge of TCK. TDO is in the high-impedance state except when the scanning of data is in progress. TDO also goes into the high-impedance state when OFF is low.							
TMS¶	1	IEEE standard 1149.1 test mode select. Pin with internal pullup device. This serial control input is clocked into the TAP controller on the rising edge of TCK.							
TRST#	1	IEEE standard 1149.1 test reset. TRST, when high, gives the IEEE standard 1149.1 scan system control of the operations of the device. If TRST is not connected or driven low, the device operates in its functional mode, and the IEEE standard 1149.1 signals are ignored. Pin with internal pulldown device.							
EMU0	I/O/Z	Emulator 0 pin. When TRST is driven low, EMU0 must be high for activation of the OFF condition. When TRST is driven high, EMU0 is used as an interrupt to or from the emulator system and is defined as input/output by way of the IEEE standard 1149.1 scan system.							
EMU1/OFF	I/O/Z	Emulator 1 pin/disable all outputs. When TRST is driven high, EMU1/OFF is used as an interrupt to or from the emulator system and is defined as input/output by way of IEEE standard 1149.1 scan system. When TRST is driven low, EMU1/OFF is configured as OFF. The EMU1/OFF signal, when active low, puts all output drivers into the high-impedance state. Note that OFF is used exclusively for testing and emulation purposes (not for multiprocessing applications). Therefore, for the OFF condition, the following apply: TRST = low, EMU0 = high EMU1/OFF = low							

[†] I = Input, O = Output, Z = High-impedance, S = Supply

[‡] These pins have Schmitt trigger inputs.

[§] This pin has an internal bus holder controlled by way of the BSCR register.

[¶] This pin has an internal pullup resistor.

[#] This pin has an internal pulldown resistor.

2 **Functional Overview**

The following functional overview is based on the block diagram in Figure 2–1.




Figure 2-1. TMS320VC5410A Functional Block Diagram

2.1 **Memory**

The 5410A device provides both on-chip ROM and RAM memories to aid in system performance and integration.

2.1.1 Data Memory

The data memory space addresses up to 64K of 16-bit words. The device automatically accesses the on-chip RAM when addressing within its bounds. When an address is generated outside the RAM bounds, the device automatically generates an external access.

The advantages of operating from on-chip memory are as follows:

- Higher performance because no wait states are required
- Higher performance because of better flow within the pipeline of the central arithmetic logic unit (CALU)
- Lower cost than external memory
- Lower power than external memory

The advantage of operating from off-chip memory is the ability to access a larger address space.



2.1.2 Program Memory

Software can configure their memory cells to reside inside or outside of the program address map. When the cells are mapped into program space, the device automatically accesses them when their addresses are within bounds. When the program-address generation (PAGEN) logic generates an address outside its bounds, the device automatically generates an external access. The advantages of operating from on-chip memory are as follows:

- Higher performance because no wait states are required
- Lower cost than external memory
- Lower power than external memory

The advantage of operating from off-chip memory is the ability to access a larger address space.

2.1.3 Extended Program Memory

The 5410A uses a paged extended memory scheme in program space to allow access of up to 8192K of program memory. In order to implement this scheme, the 5410A includes several features which are also present on C548/549/5410:

- Twenty-three address lines, instead of sixteen
- An extra memory-mapped register, the XPC
- Six extra instructions for addressing extended program space

Program memory in the 5410A is organized into 128 pages that are each 64K in length.

The value of the XPC register defines the page selection. This register is memory-mapped into data space to address 001Eh. At a hardware reset, the XPC is initialized to 0.

2.2 On-Chip ROM With Bootloader

The 5410A features a 16K-word \times 16-bit on-chip maskable ROM that can only be mapped into program memory space.

Customers can arrange to have the ROM of the 5410A programmed with contents unique to any particular application.

A bootloader is available in the standard 5410A on-chip ROM. This bootloader can be used to automatically transfer user code from an external source to anywhere in the program memory at power up. If MP/MC of the device is sampled low during a hardware reset, execution begins at location FF80h of the on-chip ROM. This location contains a branch instruction to the start of the bootloader program.

The standard 5410A devices provide different ways to download the code to accommodate various system requirements:

- Parallel from 8-bit or 16-bit-wide EPROM
- Parallel from I/O space, 8-bit or 16-bit mode
- Serial boot from serial ports, 8-bit or 16-bit mode
- Host-port interface boot
- Serial EEPROM mode
- Warm boot



The standard on-chip ROM layout is shown in Table 2–1.

Table 2-1. Standard On-Chip ROM Layout[†]

ADDRESS RANGE	DESCRIPTION
C000h-D4FFh	ROM tables for the GSM EFR speech codec
D500h-F7FFh	Reserved
F800h-FBFFh	Bootloader
FC00h-FCFFh	μ-Law expansion table
FD00h-FDFFh	A-Law expansion table
FE00h-FEFFh	Sine look-up table
FF00h-FF7Fh	Reserved [†]
FF80h-FFFFh	Interrupt vector table

[†] In the 5410A ROM, 128 words are reserved for factory device-testing purposes. Application code to be implemented in on-chip ROM must reserve these 128 words at addresses FF00h–FF7Fh in program space.

2.3 On-Chip RAM

The 5410A device contains 64K-word × 16-bit of on-chip dual-access RAM (DARAM).


The DARAM is composed of eight blocks of 8K words each. Each block in the DARAM can support two reads in one cycle, or a read and a write in one cycle. Four blocks of DARAM are located in the address range 0080h–7FFFh in data space, and can be mapped into program/data space by setting the OVLY bit to one. The other four blocks of DARAM are located in the address range 18000h–1FFFFh in program space. The DARAM located in the address range 18000h–1FFFFh in program space can be mapped into data space by setting the DROM bit to one.

2.4 On-Chip Memory Security

The 5410A device has a maskable option to protect the contents of on-chip memories. When the ROM protect bit is set, no externally originating instruction can access the on-chip memory spaces; HPI writes have no restriction, but HPI reads are restricted to 4000h – 5FFFh.




2.5 Memory Map



Address ranges for on-chip DARAM in data memory are:

DARAM0: 0080h-1FFFh;
DARAM2: 4000h-5FFFh;
DARAM4: 8000h-9FFFh;
DARAM6: C000h-DFFFh;
DARAM7: E000h-FFFFh

Figure 2–2. Program and Data Memory Map



Address ranges for on-chip DARAM in program memory are:

DARAM4: 018000h-019FFFh; DARAM6: 01C000h-01DFFFh;

DARAM5: 01A000h-01BFFFh DARAM7: 01E000h-01FFFFh

Figure 2–3. Extended Program Memory Map


2.5.1 Relocatable Interrupt Vector Table

The reset, interrupt, and trap vectors are addressed in program space. These vectors are soft — meaning that the processor, when taking the trap, loads the program counter (PC) with the trap address and executes the code at the vector location. Four words, either two 1-word instructions or one 2-word instruction, are reserved at each vector location to accommodate a delayed branch instruction which allows branching to the appropriate interrupt service routine without the overhead.



At device reset, the reset, interrupt, and trap vectors are mapped to address FF80h in program space. However, these vectors can be remapped to the beginning of any 128-word page in program space after device reset. This is done by loading the interrupt vector pointer (IPTR) bits in the PMST register with the appropriate 128-word page boundary address. After loading IPTR, any user interrupt or trap vector is mapped to the new 128-word page.

NOTE: The hardware reset (RS) vector cannot be remapped because the hardware reset loads the IPTR with 1s. Therefore, the reset vector is always fetched at location FF80h in program space.



LEGEND: R = Read, W = Write, 0 = Value after reset

Figure 2-4. Processor Mode Status (PMST) Register

Table 2–2. Processor Mode Status (PMST) Register Bit Fields

BIT		RESET						
NO.	NAME	VALUE	FUNCTION					
15–7	IPTR	1FFh	Interrupt vector pointer. The 9-bit IPTR field points to the 128-word program page where the interrupt vectors reside. The interrupt vectors can be remapped to RAM for boot-loaded operations. At reset, these bits are all set to 1; the reset vector always resides at address FF80h in program memory space. The RESET instruction does not affect this field.					
			Microprocessor/microcomputer mode. MP/MC enables/disables the on-chip ROM to be addressable in program memory space.					
		MP/MC	☐ MP/MC = 0: The on-chip ROM is enabled and addressable.					
6	MP/MC	pin	☐ MP/MC = 1: The on-chip ROM is not available.					
			MP/MC is set to the value corresponding to the logic level on the MP/MC pin when sampled at reset. This pin is not sampled again until the next reset. The RESET instruction does not affect this bit. This bit can also be set or cleared by software.					
			RAM overlay. OVLY enables on-chip dual-access data RAM blocks to be mapped into program space. The values for the OVLY bit are:					
5	OVLY	0	OVLY = 0: The on-chip RAM is addressable in data space but not in program space.					
			OVLY = 1: The on-chip RAM is mapped into program space and data space. Data page 0 (addresses 0h to 7Fh), however, is not mapped into program space.					
			Address visibility mode. AVIS enables/disables the internal program address to be visible at the address pins.					
4	AVIS	0	AVIS = 0: The external address lines do not change with the internal program address. Control and data lines are not affected and the address bus is driven with the last address on the bus.					
			AVIS = 1: This mode allows the internal program address to appear at the pins of the 5410A so that the internal program address can be traced. Also, it allows the interrupt vector to be decoded in conjunction with IACK when the interrupt vectors reside on on-chip memory.					
			Data ROM. DROM enables on-chip ROM to be mapped into data space. The DROM bit values are:					
3	DROM	0	☐ DROM = 0: The on-chip ROM is not mapped into data space.					
	DROW		☐ DROM = 1: A portion of the on-chip ROM is not mapped into data space.					
			The SWSM bit of the SWCR defines a multiplication factor of 1 or 2 for the base number of wait states.					
2	CLKOFF	0	CLOCKOUT off. When the CLKOFF bit is 1, the output of CLKOUT is disabled and remains at a high level.					
1	SMUL	0	Saturation on multiplication. When SMUL = 1, saturation of a multiplication result occurs before performing the accumulation in a MAC of MAS instruction. The SMUL bit applies only when OVM = 1 and FRCT = 1.					
0	SST	0	Saturation on store. When SST = 1, saturation of the data from the accumulator is enabled before storing in memory. The saturation is performed after the shift operation.					

2.6 On-Chip Peripherals

The 5410A device has the following peripherals:

- Software-programmable wait-state generator
- Programmable bank-switching
- A host-port interface (HPI8/16)
- Three multichannel buffered serial ports (McBSPs)
- A hardware timer
- A clock generator with a multiple phase-locked loop (PLL)
- Enhanced external parallel interface (XIO2)
- A DMA controller (DMA)



2.6.1 Software-Programmable Wait-State Generator

The software wait-state generator of the 5410A can extend external bus cycles by up to fourteen machine cycles. Devices that require more than fourteen wait states can be interfaced using the hardware READY line. When all external accesses are configured for zero wait states, the internal clocks to the wait-state generator are automatically disabled. Disabling the wait-state generator clocks reduces the power consumption of the 5410A.

The software wait-state register (SWWSR) controls the operation of the wait-state generator. The 14 LSBs of the SWWSR specify the number of wait states (0 to 7) to be inserted for external memory accesses to five separate address ranges. This allows a different number of wait states for each of the five address ranges. Additionally, the software wait-state multiplier (SWSM) bit of the software wait-state control register (SWCR) defines a multiplication factor of 1 or 2 for the number of wait states. At reset, the wait-state generator is initialized to provide seven wait states on all external memory accesses. The SWWSR bit fields are shown in Figure 2–5 and described in Table 2–3.



LEGEND: R=Read, W=Write, 0 = Value after reset

Figure 2–5. Software Wait-State Register (SWWSR) [Memory-Mapped Register (MMR) Address 0028h]

Table 2–3. Software Wait-State Register (SWWSR) Bit Fields

	BIT	RESET					
NO.	NAME	VALUE	FUNCTION				
15	XPA	0	Extended program address control bit. XPA is used in conjunction with the program space fields (bits 0 through 5) to select the address range for program space wait states.				
14–12	I/O	111	/O space. The field value (0–7) corresponds to the base number of wait states for I/O space accesses within addresses 0000–FFFFh. The SWSM bit of the SWCR defines a multiplication factor of 1 or 2 for he base number of wait states.				
11–9	Data	111	oper data space. The field value (0–7) corresponds to the base number of wait states for external ata space accesses within addresses 8000–FFFFh. The SWSM bit of the SWCR defines a ultiplication factor of 1 or 2 for the base number of wait states.				
8–6	Data	111	Lower data space. The field value (0–7) corresponds to the base number of wait states for external data space accesses within addresses 0000–7FFFh. The SWSM bit of the SWCR defines a multiplication factor of 1 or 2 for the base number of wait states.				
			Upper program space. The field value (0–7) corresponds to the base number of wait states for external program space accesses within the following addresses:				
5–3	Program	111	☐ XPA = 0: xx8000 – xxFFFFh				
			☐ XPA = 1: 400000h – 7FFFFFh				
			The SWSM bit of the SWCR defines a multiplication factor of 1 or 2 for the base number of wait states.				
			Program space. The field value (0–7) corresponds to the base number of wait states for external program space accesses within the following addresses:				
2–0	Program	111	☐ XPA = 0: xx0000 – xx7FFFh				
			☐ XPA = 1: 000000 – 3FFFFFh				
			The SWSM bit of the SWCR defines a multiplication factor of 1 or 2 for the base number of wait states.				

The software wait-state multiplier bit of the software wait-state control register (SWCR) is used to extend the base number of wait states selected by the SWWSR. The SWCR bit fields are shown in Figure 2–6 and described in Table 2–4.



LEGEND: R = Read, W = Write, 0 = Value after reset

Figure 2-6. Software Wait-State Control Register (SWCR) [MMR Address 002Bh]


Table 2-4. Software Wait-State Control Register (SWCR) Bit Fields

	PIN						
NO.	NAME	VALUE	FUNCTION				
15–1	Reserved	0	These bits are reserved and are unaffected by writes.				
0	SWSM	0	Software wait-state multiplier. Used to multiply the number of wait states defined in the SWWSR by a factor of 1 or 2. SWSM = 0: wait-state base values are unchanged (multiplied by 1). SWSM = 1: wait-state base values are multiplied by 2 for a maximum of 14 wait states.				

2.6.2 Programmable Bank-Switching

Programmable bank-switching logic allows the 5410A to switch between external memory banks without requiring external wait states for memories that need additional time to turn off. The bank-switching logic automatically inserts one cycle when accesses cross a 32K-word memory-bank boundary inside program or data space.

Bank-switching is defined by the bank-switching control register (BSCR), which is memory-mapped at address 0029h. The bit fields of the BSCR are shown in Figure 2–7 and are described in Table 2–5.



LEGEND: R = Read, W = Write, 0 = Value after reset

Figure 2-7. Bank-Switching Control Register (BSCR) [MMR Address 0029h]

Table 2-5. Bank-Switching Control Register (BSCR) Fields

BIT NAME RESET				FUNCTION			
RII	NAME	VALUE	FUNCTION				
			Consecutive ba	nk-switching. Specifies the bank-switching mode.			
15	CONSECT	1	CONSEC = 0:	Bank-switching on 32K bank boundaries only. This bit is cleared if fast access is desired for continuous memory reads (i.e., no starting and trailing cycles between read cycles).			
			CONSEC = 1:	Consecutive bank switches on external memory reads. Each read cycle consists of 3 cycles: starting cycle, read cycle, and trailing cycle.			
				t divide factor. The CLKOUT output is driven by an on-chip source having a frequency FCT+1) of the DSP clock.			
		l	DIVFCT = 00:	CLKOUT is not divided.			
13–14	4 DIVFCT	11	DIVFCT = 01:	CLKOUT is divided by 2 from the DSP clock.			
			DIVFCT = 10:	CLKOUT is divided by 3 from the DSP clock.			
			DIVFCT = 11:	CLKOUT is divided by 4 from the DSP clock (default value following reset).			
			IACK signal out	put off. Controls the output of the IACK signal. IACKOFF is set to 1 at reset.			
12	IACKOFF	1	IACKOFF = 0:	The IACK signal output off function is disabled.			
			IACKOFF = 1:	The IACK signal output off function is enabled.			
11–3	Rsvd	_	Reserved				
			HPI bus holder.	Controls the HPI bus holder. HBH is cleared to 0 at reset.			
2	l HBH	0	HBH = 0:	The bus holder is disabled except when HPI16=1.			
	TIBIT	Ů	HBH = 1:	The bus holder is enabled. When not driven, the HPI data bus, $HD[7:0]$ is held in the previous logic level.			
			Bus holder. Cor	ntrols the bus holder. BH is cleared to 0 at reset.			
1	BH	0	BH = 0:	The bus holder is disabled.			
'	511		BH = 1:	The bus holder is enabled. When not driven, the data bus, $D[15:0]$ is held in the previous logic level.			
0	Rsvd	_	Reserved				

[†] For additional information, see Section 2.11 of this document.

The 5410A has an internal register that holds the MSB of the last address used for a read or write operation in program or data space. In the non-consecutive bank switches (CONSEC = 0), if the MSB of the address used for the current read does not match that contained in this internal register, the MSTRB (memory strobe) signal is not asserted for one CLKOUT cycle. During this extra cycle, the address bus switches to the new address. The contents of the internal register are replaced with the MSB for the read of the current address. If the MSB of the address used for the current read matches the bits in the register, a normal read cycle occurs.

In non-consecutive bank switches $(\overline{\text{CONSEC}} = 0)$, if repeated reads are performed from the same memory bank, no extra cycles are inserted. When a read is performed from a different memory bank, memory conflicts are avoided by inserting an extra cycle. For more information, see Section 2.11 of this document.

The bank-switching mechanism automatically inserts one extra cycle in the following cases:

- A memory read followed by another memory read from a different memory bank.
- A program-memory read followed by a data-memory read.
- A data-memory read followed by a program-memory read.
- A program-memory read followed by another program-memory read from a different page.



2.6.3 Bus Holders

The 5410A has two bus holder control bits, BH (BSCR[1]) and HBH (BSCR[2]), to control the bus keepers of the address bus (A[16–0]), data bus (D[15–0]), and the HPI data bus (HD[7–0]). Bus keeper enabling/disabling is described in Table 2–5.

HPI16 PIN нвн RН D[15-0] A[16-0] HD[7-0] 0 0 0 OFF OFF OFF 0 OFF 0 1 OFF ON 0 1 0 ON OFF OFF 0 1 1 ON OFF ON 0 0 OFF OFF ON 1 1 0 1 OFF ON ON OFF ON ON 1 1 0 1 1 1 ON ON ON

Table 2-6. Bus Holder Control Bits

2.7 Parallel I/O Ports

The 5410A has a total of 64K I/O ports. These ports can be addressed by the PORTR instruction or the PORTW instruction. The $\overline{\text{IS}}$ signal indicates a read/write operation through an I/O port. The 5410A can interface easily with external devices through the I/O ports while requiring minimal off-chip address-decoding circuits.

2.7.1 Enhanced 8-/16-Bit Host-Port Interface (HPI8/16)

The 5410A host-port interface, also referred to as the HPI8/16, is an enhanced version of the standard 8-bit HPI found on earlier TMS320C54x™ DSPs (542, 545, 548, and 549). The 5410A HPI can be used to interface to an 8-bit or 16-bit host. When the address and data buses for external I/O is not used (to interface to external devices in program/data/IO spaces), the 5410A HPI can be configured as an HPI16 to interface to a 16-bit host. This configuration can be accomplished by connecting the HPI16 pin to logic "1".

When the HPI16 pin is connected to a logic "0", the 5410A HPI is configured as an HPI8. The HPI8 is an 8-bit parallel port for interprocessor communication. The features of the HPI8 include:

Standard features:

- Sequential transfers (with autoincrement) or random-access transfers
- Host interrupt and C54x[™] interrupt capability
- Multiple data strobes and control pins for interface flexibility

The HPI8 interface consists of an 8-bit bidirectional data bus and various control signals. Sixteen-bit transfers are accomplished in two parts with the HBIL input designating high or low byte. The host communicates with the HPI8 through three dedicated registers — the HPI address register (HPIA), the HPI data register (HPID), and the HPI control register (HPIC). The HPIA and HPID registers are only accessible by the host, and the HPIC register is accessible by both the host and the 5410A.

Enhanced features:

- Access to entire on-chip RAM through DMA bus
- Capability to continue transferring during emulation stop

C54x is a trademark of Texas Instruments.



The HPI16 is an enhanced 16-bit version of the TMS320C54x[™] DSP 8-bit host-port interface (HPI8). The HPI16 is designed to allow a 16-bit host to access the DSP on-chip memory, with the host acting as the master of the interface. Some of the features of the HPI16 include:

- 16-bit bidirectional data bus
- Multiple data strobes and control signals to allow glueless interfacing to a variety of hosts
- Only nonmultiplexed address/data modes are supported
- 17-bit address bus used in nonmultiplexed mode to allow access to all internal memory (including internal extended address pages)
- HRDY signal to hold off host accesses due to DMA latency
- The HPI16 acts as a slave to a 16-bit host processor and allows access to the on-chip memory of the DSP.

NOTE: Only the nonmultiplexed mode is supported when the 5410A HPI is configured as a HPI16 (see Figure 2–8).

The 5410A HPI functions as a slave and enables the host processor to access the on-chip memory. A major enhancement to the 5410A HPI over previous versions is that it allows host access to the entire on-chip memory range of the DSP. The host and the DSP both have access to the on-chip RAM at all times and host accesses are always synchronized to the DSP clock. If the host and the DSP contend for access to the same location, the host has priority, and the DSP waits for one cycle. Note that since host accesses are always synchronized to the 5410A clock, an active input clock (CLKIN) is required for HPI accesses during IDLE states, and host accesses are not allowed while the 5410A reset pin is asserted.

2.7.2 HPI Nonmultiplexed Mode

In *nonmultiplexed* mode, a host with separate address/data buses can access the HPI16 data register (HPID) via the HD 16-bit bidirectional data bus, and the address register (HPIA) via the 17-bit HA address bus. The host initiates the access with the strobe signals (HDS1, HDS2, HCS) and controls the direction of the access with the HR/W signal. The HPI16 can stall host accesses via the HRDY signal. Note that the HPIC register is not available in *nonmultiplexed* mode since there are no HCNTL signals available. All host accesses initiate a DMA read or write access. Figure 2–8 shows a block diagram of the HPI16 in *nonmultiplexed* mode.




Figure 2–8. Host-Port Interface — Nonmultiplexed Mode




Figure 2–9. HPI Memory Map

2.8 Multichannel Buffered Serial Ports (McBSPs)

The 5410A device provides three high-speed, full-duplex, multichannel buffered serial ports that allow direct interface to other C54x/LC54x devices, codecs, and other devices in a system. The McBSPs are based on the standard serial-port interface found on other 54x devices. Like their predecessors, the McBSPs provide:

- Full-duplex communication
- Double-buffer data registers, which allow a continuous data stream
- Independent framing and clocking for receive and transmit

In addition, the McBSPs have the following capabilities:

- Direct interface to:
 - T1/E1 framers
 - MVIP switching compatible and ST-BUS compliant devices
 - IOM-2 compliant devices
 - AC97-compliant devices
 - IIS-compliant devices
 - Serial peripheral interface
- Multichannel transmit and receive of up to 128 channels
- A wide selection of data sizes, including 8, 12, 16, 20, 24, or 32 bits
- μ-law and A-law companding
- Programmable polarity for both frame synchronization and data clocks
- Programmable internal clock and frame generation

The McBSP consists of a data path and control path. The six pins, BDX, BDR, BFSX, BFSR, BCLKX, and BCLKR, connect the control and data paths to external devices. The implemented pins can be programmed as general-purpose I/O pins if they are not used for serial communication.

The data is communicated to devices interfacing to the McBSP by way of the data transmit (BDX) pin for transmit and the data receive (BDR) pin for receive. The CPU or DMA reads the received data from the data receive register (DRR) and writes the data to be transmitted to the data transmit register (DXR). Data written to the DXR is shifted out to BDX by way of the transmit shift register (XSR). Similarly, receive data on the BDR pin is shifted into the receive shift register (RSR) and copied into the receive buffer register (RBR). RBR is then copied to DRR, which can be read by the CPU or DMA. This allows internal data movement and external data communications simultaneously.

Control information in the form of clocking and frame synchronization is communicated by way of BCLKX, BCLKR, BFSX, and BFSR. The device communicates to the McBSP by way of 16-bit-wide control registers accessible via the internal peripheral bus.

The control block consists of internal clock generation, frame synchronization signal generation, and their control, and multichannel selection. This control block sends notification of important events to the CPU and DMA by way of two interrupt signals, XINT and RINT, and two event signals, XEVT and REVT.

The on-chip companding hardware allows compression and expansion of data in either μ -law or A-law format. When companding is used, transmitted data is encoded according to the specified companding law and received data is decoded to 2s complement format.

The sample rate generator provides the McBSP with several means of selecting clocking and framing for both the receiver and transmitter. Both the receiver and transmitter can select clocking and framing independently.

The McBSP allows the multiple channels to be independently selected for the transmitter and receiver. When multiple channels are selected, each frame represents a time-division multiplexed (TDM) data stream. In using time-division multiplexed data streams, the CPU may only need to process a few of them. Thus, to save memory and bus bandwidth, multichannel selection allows independent enabling of particular channels for transmission and reception. All 128 channels in a bit stream consisting of a maximum of 128 channels can be enabled.



15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved						XPE	BLK	XPA	BLK		XCBLK		XIV	ІСМ
		F	₹			R/W	R	/W	R	w		R		R	/W
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved					RMCME	RPB	BLK	RPA	BLK		RCBLK		Resvd	RMCM
R						R/W	R/	W	R/	W		R		R	R/W

LEGEND: R = Read, W = Write


Figure 2–10. Multichannel Control Registers (MCR1 and MCR2)

The 5410A McBSP has two working modes:

- In the first mode, when (R/X)MCME = 0, it is comparable with the McBSPs used in the 5410 where the normal 32-channel selection is enabled (default).
- In the second mode, when (R/X)MCME = 1, it has 128-channel selection capability. Multichannel control register Bit 9, (R/X)MCME, is used as the 128-channel selection enable bit. Once (R/X)MCME = 1, twelve new registers ((R/X)CERC (R/X)CERH) are used to enable the 128-channel selection.

The clock stop mode (CLKSTP) in the McBSP provides compatibility with the serial port interface protocol. Clock stop mode works with only single-phase frames and one word per frame. The word sizes supported by the McBSP are programmable for 8-, 12-, 16-, 20-, 24-, or 32-bit operation. When the McBSP is configured to operate in SPI mode, both the transmitter and the receiver operate together as a master or as a slave.

Although the BCLKS pin is not available on the 5410A PGE and GGU packages, the 5410A is capable of synchronization to external clock sources. BCLKX or BCLKR can be used by the sample rate generator for external synchronization. The sample rate clock mode extended (SCLKME) bit field is located in the PCR to accommodate this option.



Legend: R = Read, W = Write

Figure 2–11. Pin Control Register (PCR)

The selection of sample rate input clock is made by the combination of the CLKSM (bit 13 in SRGR2) bit value and the SCLKME bit value as shown in Table 2–7.

Table 2-7. Sample Rate Input Clock Selection

SCLKME	CLKSM	SAMPLE RATE CLOCK MODE
0	0	Reserved (CLKS pin unavailable)
0	1	CPU clock
1	0	BCLKR
1	1	BCLKX



When the SCLKME bit is cleared to 0, the CLKSM bit is used, as before, to select either the CPU clock or the CLKS pin (not bonded out on the 5410A device package) as the sample rate input clock. Setting the SCLKME bit to 1 enables the CLKSM bit to select between the BCLKR pin or BCLKX pin for the sample rate input clock.

When either the BCLKR or CLKX is configured this way, the output buffer for the selected pin is automatically disabled. For example, with SCLKME = 1 and CLKSM = 0, the BCLKR pin is configured as the input of the sample rate generator. Both the transmitter and receiver circuits can be synchronized to the sample rate generator output by setting the CLKXM and CLKRM bits of the pin configuration register (PCR) to 1. Note that the sample rate generator output will only be driven on the BCLKX pin since the BCLKR output buffer is automatically disabled.

The McBSP is fully static and operates at arbitrary low clock frequencies. For maximum operating frequency, see Section 4.13.

2.9 Hardware Timer

The 5410A device features a 16-bit timing circuit with a 4-bit prescaler. The timer counter is decremented by one every CLKOUT cycle. Each time the counter decrements to 0, a timer interrupt is generated. The timer can be stopped, restarted, reset, or disabled by specific status bits.

2.10 Clock Generator

The clock generator provides clocks to the 5410A device, and consists of a phase-locked loop (PLL) circuit. The clock generator requires a reference clock input, which can be provided from an external clock source. The reference clock input is then divided by two (DIV mode) to generate clocks for the 5410A device, or the PLL circuit can be used (PLL mode) to generate the device clock by multiplying the reference clock frequency by a scale factor, allowing use of a clock source with a lower frequency than that of the CPU. The PLL is an adaptive circuit that, once synchronized, locks onto and tracks an input clock signal.

When the PLL is initially started, it enters a transitional mode during which the PLL acquires lock with the input signal. Once the PLL is locked, it continues to track and maintain synchronization with the input signal. Then, other internal clock circuitry allows the synthesis of new clock frequencies for use as master clock for the 5410A device.

This clock generator allows system designers to select the clock source. The external clock source is directly connected to the X2/CLKIN pin, and X1 is left unconnected.

The software-programmable PLL features a high level of flexibility, and includes a clock scaler that provides various clock multiplier ratios, capability to directly enable and disable the PLL, and a PLL lock timer that can be used to delay switching to PLL clocking mode of the device until lock is achieved. Devices that have a built-in software-programmable PLL can be configured in one of two clock modes:

- PLL mode. The input clock (X2/CLKIN) is multiplied by 1 of 31 possible ratios.
- DIV (divider) mode. The input clock is divided by 2 or 4. Note that when DIV mode is used, the PLL can be completely disabled in order to minimize power dissipation.

The software-programmable PLL is controlled using the 16-bit memory-mapped (address 0058h) clock mode register (CLKMD). The CLKMD register is used to define the clock configuration of the PLL clock module. Note that upon reset, the CLKMD register is initialized with a predetermined value dependent only upon the state of the CLKMD1 – CLKMD3 pins. For more programming information, see the *TMS320C54x DSP Reference Set, Volume 1: CPU and Peripherals* (literature number SPRU131). The CLKMD pin configured clock options are shown in Table 2–8.



CLKMD1	CLKMD2	CLKMD3	CLKMD RESET VALUE	CLOCK MODET
0	0	0	0000h	1/2 (PLL disabled)
0	0	1	9007h	PLL x 10
0	1	0	4007h	PLL x 5
1	0	0	1007h	PLL x 2
1	1	0	F007h	PLL x 1
1	1	1	0000h	1/2 (PLL disabled)
1	0	1	F000h	1/4 (PLL disabled)
0	1	1	_	Reserved (Bypass mode)

Table 2-8. Clock Mode Settings at Reset

2.11 Enhanced External Parallel Interface (XIO2)

The 5410A external interface has been redesigned to include several improvements, including: simplification of the bus sequence, more immunity to bus contention when transitioning between read and write operations, the ability for external memory access to the DMA controller, and optimization of the power-down modes.

The bus sequence on the 5410A still maintains all of the same interface signals as on previous 54x devices, but the signal sequence has been simplified. Most external accesses now require 3 cycles composed of a leading cycle, an active (read or write) cycle, and a trailing cycle. The leading and trailing cycles provide additional immunity against bus contention when switching between read operations and write operations. To maintain high-speed read access, a consecutive read mode that performs single-cycle reads as on previous 54x devices is available.



[†] The external CLKMD1–CLKMD3 pins are sampled to determine the desired clock generation mode while RS is low. Following reset, the clock generation mode can be reconfigured by writing to the internal clock mode register in software.

Figure 2–12 shows the bus sequence for three cases: all I/O reads, memory reads in nonconsecutive mode, or single memory reads in consecutive mode. The accesses shown in Figure 2–12 always require 3 CLKOUT cycles to complete.




Figure 2–12. Nonconsecutive Memory Read and I/O Read Bus Sequence

Figure 2–13 shows the bus sequence for repeated memory reads in consecutive mode. The accesses shown in Figure 2–13 require (2+n) CLKOUT cycles to complete, where n is the number of consecutive reads performed.




Figure 2–13. Consecutive Memory Read Bus Sequence (n = 3 reads)

Figure 2–14 shows the bus sequence for all memory writes and I/O writes. The accesses shown in Figure 2–14 always require 3 CLKOUT cycles to complete.




Figure 2-14. Memory Write and I/O Write Bus Sequence

The enhanced interface also provides the ability for DMA transfers to extend to external memory. For more information on DMA capability, see the DMA sections that follow.

The enhanced interface improves the low-power performance already present on the TMS320C5000™ DSP platform by switching off the internal clocks to the interface when it is not being used. This power-saving feature is automatic, requires no software setup, and causes no latency in the operation of the interface.

Additional features integrated in the enhanced interface are the ability to automatically insert bank-switching cycles when crossing 32K memory boundaries (see Section 2.6.2), the ability to program up to 14 wait states through software (see Section 2.6.1), and the ability to divide down CLKOUT by a factor of 1, 2, 3, or 4. Dividing down CLKOUT provides an alternative to wait states when interfacing to slower external memory or peripheral devices. While inserting wait states extends the bus sequence during read or write accesses, it does not slow down the bus signal sequences at the beginning and the end of the access. Dividing down CLKOUT provides a method of slowing the entire bus sequence when necessary. The CLKOUT divide-down factor is controlled through the DIVFCT field in the bank-switching control register (BSCR) (see Table 2–5).

2.12 DMA Controller

The 5410A direct memory access (DMA) controller transfers data between points in the memory map without intervention by the CPU. The DMA allows movements of data to and from internal program/data memory, internal peripherals (such as the McBSPs), or external memory devices to occur in the background of CPU operation. The DMA has six independent programmable channels, allowing six different contexts for DMA operation.

TMS320C5000 is a trademark of Texas Instruments.



2.12.1 Features

The DMA has the following features:

- The DMA operates independently of the CPU.
- The DMA has six channels. The DMA can keep track of the contexts of six independent block transfers.
- The DMA has higher priority than the CPU for both internal and external accesses.
- Each channel has independently programmable priorities.
- Each channel's source and destination address registers can have configurable indexes through memory on each read and write transfer, respectively. The address may remain constant, be post-incremented, be post-decremented, or be adjusted by a programmable value.
- Each read or write internal transfer may be initialized by selected events.
- On completion of a half- or entire-block transfer, each DMA channel may send an interrupt to the CPU.
- The DMA can perform double-word internal transfers (a 32-bit transfer of two 16-bit words).

2.12.2 DMA External Access

The 5410A DMA supports external accesses to extended program, extended data, and extended I/O memory. These overlay pages are only visible to the DMA controller. A maximum of two DMA channels can be used for external memory accesses. The DMA external accesses require a minimum of 8 cycles for external writes and a minimum of 11 cycles for external reads assuming the XIO02 is in consecutive mode (CONSEC = 1), wait state is set to two, and CLKOUT is not divided (DIVFCT = 00).

The control of the bus is arbitrated between the CPU and the DMA. While the DMA or CPU is in control of the external bus, the other will be held-off via wait states until the current transfer is complete. The DMA takes precedence over XIO requests.

- Only two channels are available for external accesses. (One for external reads and one for external writes.)
- Single-word (16-bit) transfers are supported for external accesses.
- The DMA does not support transfers from the peripherals to external memory.
- The DMA does not support transfers from external memory to the peripherals.
- The DMA does not support external-to-external transfers.

To allow the DMA access to extended data pages, the SLAXS and DLAXS bits are added to the DMMCRn register (see Figure 2–15).




Figure 2–15. DMA Transfer Mode Control Register (DMMCRn)

These new bit fields were created to allow the user to define the space-select for the DMA (internal/external). Also, a new extended destination data page (XDSTDP[6:0], subaddress 029h) and extended source data page (XSRCDP[6:0], subaddress 028h) have been created. The functions of the DLAXS and SLAXS bits are as follows:

DLAXS(DMMCRn[5]) Destination 0 = No external access (default internal)

1 = External access

SLAXS(DMMCRn[11]) Source 0 = No external access (default internal)

1 = External access

Table 2–9 lists the DMD bit values and their corresponding destination space.



Table 2-9. DMD Section of the DMMCRn Register

DMD	DESTINATION SPACE
00	PS
01	DS
10	I/O
11	Reserved

For the CPU external access, software can configure the memory cells to reside inside or outside the program address map. When the cells are mapped into program space, the device automatically accesses them when their addresses are within bounds. When the address generation logic generates an address outside its bounds, the device automatically generates an external access.

2.12.3 DMA Memory Map

The DMA memory map, shown in Figure 2–16, allows the DMA transfer to be unaffected by the status of the MP/MC, DROM, and OVLY bits.




Figure 2-16. On-Chip DMA Memory Map for Program Space (DLAXS = 0 and SLAXS = 0)




Figure 2-17. On-Chip DMA Memory Map for Data and IO Space (DLAXS = 0 and SLAXS = 0)

2.12.4 DMA Priority Level

Each DMA channel can be independently assigned high- or low-priority relative to each other. Multiple DMA channels that are assigned to the same priority level are handled in a round-robin manner.

2.12.5 DMA Source/Destination Address Modification

The DMA provides flexible address-indexing modes for easy implementation of data management schemes such as autobuffering and circular buffers. Source and destination addresses can be indexed separately and can be post-incremented, post-decremented, or post-incremented with a specified index offset.

2.12.6 DMA in Autoinitialization Mode

The DMA can automatically reinitialize itself after completion of a block transfer. Some of the DMA registers can be preloaded for the next block transfer through the DMA reload registers (DMGSA, DMGDA, DMGCR, and DMGFR). Autoinitialization allows:

- Continuous operation: Normally, the CPU would have to reinitialize the DMA immediately after the
 completion of the current block transfers, but with the reload registers, it can reinitialize these values for
 the next block transfer any time after the current block transfer begins.
- Repetitive operation: The CPU does not preload the reload register with new values for each block transfer but only loads them on the first block transfer.



The 5410A DMA has been enhanced to expand the DMA reload register sets. Each DMA channel now has its own DMA reload register set. For example, the DMA reload register set for channel 0 has DMGSA0, DMGDA0, DMGCR0, and DMGFR0 while DMA channel 1 has DMGSA1, DMGDA1, DMGCR1, and DMGFR1. etc.

To utilize the additional DMA reload registers, the AUTOIX bit is added to the DMPREC register as shown in Figure 2–18.




Figure 2-18. DMPREC Register

Table 2-10. DMA Reload Register Selection

AUTOIX	DMA RELOAD REGISTER USAGE IN AUTO INIT MODE						
0 (default)	All DMA channels use DMGSA0, DMGDA0, DMGCR0 and DMGFR0						
1	Each DMA channel uses its own set of reload registers						

2.12.7 DMA Transfer Counting

The DMA channel element count register (DMCTRx) and the frame count register (DMFRCx) contain bit fields that represent the number of frames and the number of elements per frame to be transferred.

- Frame count. This 8-bit value defines the total number of frames in the block transfer. The maximum number of frames per block transfer is 128 (FRAME COUNT= 0FFh). The counter is decremented upon the last read transfer in a frame transfer. Once the last frame is transferred, the selected 8-bit counter is reloaded with the DMA global frame reload register (DMGFR) if the AUTOINIT bit is set to 1. A frame count of 0 (default value) means the block transfer contains a single frame.
- Element count. This 16-bit value defines the number of elements per frame. This counter is decremented after the read transfer of each element. The maximum number of elements per frame is 65536 (DMCTRn = 0FFFFh). In autoinitialization mode, once the last frame is transferred, the counter is reloaded with the DMA global count reload register (DMGCR).

2.12.8 DMA Transfer in Doubleword Mode

Doubleword mode allows the DMA to transfer 32-bit words in any index mode. In doubleword mode, two consecutive 16-bit transfers are initiated and the source and destination addresses are automatically updated following each transfer. In this mode, each 32-bit word is considered to be one element.

2.12.9 DMA Channel Index Registers

The particular DMA channel index register is selected by way of the SIND and DIND fields in the DMA transfer mode control register (DMMCRn). Unlike basic address adjustment, in conjunction with the frame index DMFRI0 and DMFRI1, the DMA allows different adjustment amounts depending on whether or not the element transfer is the last in the current frame. The normal adjustment value (element index) is contained in the element index registers DMIDX0 and DMIDX1. The adjustment value (frame index) for the end of the frame, is determined by the selected DMA frame index register, either DMFRI0 or DMFRI1.

The element index and the frame index affect address adjustment as follows:

- Element index: For all except the last transfer in the frame, the element index determines the amount to be added to the DMA channel for the source/destination address register (DMSRCx/DMDSTx) as selected by the SIND/DIND bits.
- Frame index: If the transfer is the last in a frame, frame index is used for address adjustment as selected by the SIND/DIND bits. This occurs in both single-frame and multiframe transfers.



2.12.10 DMA Interrupts

The ability of the DMA to interrupt the CPU based on the status of the data transfer is configurable and is determined by the IMOD and DINM bits in the DMA transfer mode control register (DMMCRn). The available modes are shown in Table 2–11.

Table 2–11. DMA Interrupts

MODE	DINM	IMOD	INTERRUPT
ABU (non-decrement)	1	0	At full buffer only
ABU (non-decrement)	1	1	At half buffer and full buffer
Multiframe	1	0	At block transfer complete (DMCTRn = DMSEFCn[7:0] = 0)
Multiframe	1	1	At end of frame and end of block (DMCTRn = 0)
Either	0	Х	No interrupt generated
Either	0	Χ	No interrupt generated

2.12.11 DMA Controller Synchronization Events

The transfers associated with each DMA channel can be synchronized to one of several events. The DSYN bit field of the DMSEFCn register selects the synchronization event for a channel. The list of possible events and the DSYN values are shown in Table 2–12.

Table 2–12. DMA Synchronization Events

DSYN VALUE	DMA SYNCHRONIZATION EVENT
0000b	No synchronization used
0001b	McBSP0 receive event
0010b	McBSP0 transmit event
0011b	McBSP2 receive event
0100b	McBSP2 transmit event
0101b	McBSP1 receive event
0110b	McBSP1 transmit event
0111b	McBSP0 receive event – ABIS mode
1000b	McBSP0 transmit event – ABIS mode
1001b	McBSP2 receive event – ABIS mode
1010b	McBSP2 transmit event – ABIS mode
1011b	McBSP1 receive event – ABIS mode
1100b	McBSP1 transmit event – ABIS mode
1101b	Timer interrupt event
1110b	External interrupt 3
1111b	Reserved

The DMA controller can generate a CPU interrupt for each of the six channels. However, due to a limit on the number of internal CPU interrupt inputs, channels 0, 1, 2, and 3 are multiplexed with other interrupt sources. DMA channels 0, 1, 2, and 3 share an interrupt line with the receive and transmit portions of the McBSP. When the 5410A is reset, the interrupts from these three DMA channels are deselected. The INTSEL bit field in the DMPREC register can be used to select these interrupts, as shown in Table 2–13.

Table 2–13. DMA Channel Interrupt Selection

INTSEL Value	IMR/IFR[6]	IMR/IFR[7]	IMR/IFR[10]	IMR/IFR[11]			
00b (reset)	BRINT2	BXINT2	BRINT1	BXINT1			
01b	BRINT2	BXINT2	DMAC2	DMAC3			
10b	DMAC0	DMAC1	DMAC2	DMAC3			
11b	Reserved						



2.13 General-Purpose I/O Pins

In addition to the standard \overline{BIO} and XF pins, the 5410A has pins that can be configured for general-purpose I/O. These pins are:

- 18 McBSP pins BCLKX0/1/2, BCLKR0/1/2, BDR0/1/2, BFSX0/1/2, BFSR0/1/2, BDX0/1/2
- 8 HPI data pins—HD0-HD7

The general-purpose I/O function of these pins is only available when the primary pin function is not required.

2.13.1 McBSP Pins as General-Purpose I/O

When the receive or transmit portion of a McBSP is in reset, its pins can be configured as general-purpose inputs or outputs. For more details on this feature, see Section 2.8.

2.13.2 HPI Data Pins as General-Purpose I/O

The 8-bit bidirectional data bus of the HPI can be used as general-purpose input/output (GPIO) pins when the HPI is disabled (HPIENA = 0) or when the HPI is used in HPI16 mode (HPI16 = 1). Two memory-mapped registers are used to control the GPIO function of the HPI data pins—the general-purpose I/O control register (GPIOCR) and the general-purpose I/O status register (GPIOSR). The GPIOCR is shown in Figure 2–19.

15	8	7	6	5	4	3	2	1	0
Res	erved	DIR7	DIR6	DIR5	DIR4	DIR3	DIR2	DIR1	DIR0
	0	R/W-0							

Figure 2-19. General-Purpose I/O Control Register (GPIOCR) [MMR Address 003Ch]

The direction bits (DIRx) are used to configure HD0–HD7 as inputs or outputs.

The status of the GPIO pins can be monitored using the bits of the GPIOSR. The GPIOSR is shown in Figure 2–20.

15	5 8	7	6	5	4	3	2	1	0
F	Reserved	107	106	105	IO4	103	IO2	IO1	100
	0	R/W-0							

Figure 2-20. General-Purpose I/O Status Register (GPIOSR) [MMR Address 003Dh]

2.14 Device ID Register

A read-only memory-mapped register has been added to the 5410A to allow user application software to identify on which device the program is being executed.



Bits 15:8: Chip_ID (hex code of 10)
Bits 7:4: Chip_Revision ID
Bits 3:0: Subsystem_ID (0000b for single core device)

Figure 2-21. Device ID Register (CSIDR) [MMR Address 003Eh]

2.15 Memory-Mapped Registers

The 5410A has 27 memory-mapped CPU registers, which are mapped in data memory space address 0h to 1Fh. Each 5410A device also has a set of memory-mapped registers associated with peripherals. Table 2–14 gives a list of CPU memory-mapped registers (MMRs) available on 5410A. Table 2-15 shows additional peripheral MMRs associated with the 5410A.

Table 2-14. CPU Memory-Mapped Registers

	ADD	RESS			
NAME	DEC	HEX	DESCRIPTION		
IMR	0	0	Interrupt mask register		
IFR	1	1	Interrupt flag register		
_	2–5	2–5	Reserved for testing		
ST0	6	6	Status register 0		
ST1	7	7	Status register 1		
AL	8	8	Accumulator A low word (15–0)		
AH	9	9	Accumulator A high word (31–16)		
AG	10	А	Accumulator A guard bits (39–32)		
BL	11	В	Accumulator B low word (15–0)		
ВН	12	С	Accumulator B high word (31–16)		
BG	13	D	Accumulator B guard bits (39–32)		
TREG	14	E	Temporary register		
TRN	15	F	Transition register		
AR0	16	10	Auxiliary register 0		
AR1	17	11	Auxiliary register 1		
AR2	18	12	Auxiliary register 2		
AR3	19	13	Auxiliary register 3		
AR4	20	14	Auxiliary register 4		
AR5	21	15	Auxiliary register 5		
AR6	22	16	Auxiliary register 6		
AR7	23	17	Auxiliary register 7		
SP	24	18	Stack pointer register		
BK	25	19	Circular buffer size register		
BRC	26	1A	Block repeat counter		

Table 2–14. CPU Memory-Mapped Registers (Continued)

NAME	ADD	RESS	DESCRIPTION		
NAME	DEC	HEX			
RSA	27	1B	Block repeat start address		
REA	28	1C	Block repeat end address		
PMST	29	1D	Processor mode status (PMST) register		
XPC	30	1E	Extended program page register		
_	31	1F	Reserved		

Table 2–15. Peripheral Memory-Mapped Registers for Each DSP Subsystem

McBSP 2 Subbank Address Register [†] McBSP 2 Subbank Data Register [†]			
DMA Priority and Enable Control Register DMA Subbank Address Register [‡]			
DMA Subbank Data Register with Autoincrement [‡]			

[†] See Table 2–16 for a detailed description of the McBSP control registers and their subaddresses.

[‡] See Table 2–17 for a detailed description of the DMA subbank addressed registers.



2.16 McBSP Control Registers and Subaddresses

The control registers for the multichannel buffered serial port (McBSP) are accessed using the subbank addressing scheme. This allows a set or subbank of registers to be accessed through a single memory location. The McBSP subbank address register (SPSA) is used as a pointer to select a particular register within the subbank. The McBSP data register (SPSDx) is used to access (read or write) the selected register. Table 2–16 shows the McBSP control registers and their corresponding subaddresses.

Table 2–16. McBSP Control Registers and Subaddresses

McBSP0		McI	3SP1	McI	McBSP2		
NAME	ADDRESS	NAME	ADDRESS	NAME	ADDRESS	SUB- ADDRESS	DESCRIPTION
SPCR10	39h	SPCR11	49h	SPCR12	35h	00h	Serial port control register 1
SPCR20	39h	SPCR21	49h	SPCR22	35h	01h	Serial port control register 2
RCR10	39h	RCR11	49h	RCR12	35h	02h	Receive control register 1
RCR20	39h	RCR21	49h	RCR22	35h	03h	Receive control register 2
XCR10	39h	XCR11	49h	XCR12	35h	04h	Transmit control register 1
XCR20	39h	XCR21	49h	XCR22	35h	05h	Transmit control register 2
SRGR10	39h	SRGR11	49h	SRGR12	35h	06h	Sample rate generator register 1
SRGR20	39h	SRGR21	49h	SRGR22	35h	07h	Sample rate generator register 2
MCR10	39h	MCR11	49h	MCR12	35h	08h	Multichannel register 1
MCR20	39h	MCR21	49h	MCR22	35h	09h	Multichannel register 2
RCERA0	39h	RCERA1	49h	RCERA2	35h	0Ah	Receive channel enable register partition A
RCERB0	39h	RCERB1	49h	RCERA2	35h	0Bh	Receive channel enable register partition B
XCERA0	39h	XCERA1	49h	XCERA2	35h	0Ch	Transmit channel enable register partition A
XCERB0	39h	XCERB1	49h	XCERA2	35h	0Dh	Transmit channel enable register partition B
PCR0	39h	PCR1	49h	PCR2	35h	0Eh	Pin control register
RCERC0	39h	RCERC1	49h	RCERC2	35h	010h	Additional channel enable register for 128-channel selection
RCERD0	39h	RCERD1	49h	RCERD2	35h	011h	Additional channel enable register for 128-channel selection
XCERC0	39h	XCERC1	49h	XCERC2	35h	012h	Additional channel enable register for 128-channel selection
XCERD0	39h	XCERD1	49h	XCERD2	35h	013h	Additional channel enable register for 128-channel selection
RCERE0	39h	RCERE1	49h	RCERE2	35h	014h	Additional channel enable register for 128-channel selection
RCERF0	39h	RCERF1	49h	RCERF2	35h	015h	Additional channel enable register for 128-channel selection
XCERE0	39h	XCERE1	49h	XCERE2	35h	016h	Additional channel enable register for 128-channel selection
XCERF0	39h	XCERF1	49h	XCERF2	35h	017h	Additional channel enable register for 128-channel selection
RCERG0	39h	RCERG1	49h	RCERG2	35h	018h	Additional channel enable register for 128-channel selection
RCERH0	39h	RCERH1	49h	RCERH2	35h	019h	Additional channel enable register for 128-channel selection
XCERG0	39h	XCERG1	49h	XCERG2	35h	01Ah	Additional channel enable register for 128-channel selection
XCERH0	39h	XCERH1	49h	XCERH2	35h	01Bh	Additional channel enable register for 128-channel selection

2.17 DMA Subbank Addressed Registers

The direct memory access (DMA) controller has several control registers associated with it. The main control register (DMPREC) is a standard memory-mapped register. However, the other registers are accessed using the subbank addressing scheme. This allows a set or subbank of registers to be accessed through a single memory location. The DMA subbank address (DMSA) register is used as a pointer to select a particular register within the subbank, while the DMA subbank data (DMSD) register or the DMA subbank data register with autoincrement (DMSDI) is used to access (read or write) the selected register.

When the DMSDI register is used to access the subbank, the subbank address is automatically postincremented so that a subsequent access affects the next register within the subbank. This autoincrement feature is intended for efficient, successive accesses to several control registers. If the autoincrement feature is not required, the DMSDN register should be used to access the subbank. Table 2-17 shows the DMA controller subbank addressed registers and their corresponding subaddresses.

Table 2-17. DMA Subbank Addressed Registers

NAME	ADDRESS	SUB- ADDRESS	DESCRIPTION
DMSRC0	56h/57h	00h	DMA channel 0 source address register
DMDST0	56h/57h	01h	DMA channel 0 destination address register
DMCTR0	56h/57h	02h	DMA channel 0 element count register
DMSFC0	56h/57h	03h	DMA channel 0 sync select and frame count register
DMMCR0	56h/57h	04h	DMA channel 0 transfer mode control register
DMSRC1	56h/57h	05h	DMA channel 1 source address register
DMDST1	56h/57h	06h	DMA channel 1 destination address register
DMCTR1	56h/57h	07h	DMA channel 1 element count register
DMSFC1	56h/57h	08h	DMA channel 1 sync select and frame count register
DMMCR1	56h/57h	09h	DMA channel 1 transfer mode control register
DMSRC2	56h/57h	0Ah	DMA channel 2 source address register
DMDST2	56h/57h	0Bh	DMA channel 2 destination address register
DMCTR2	56h/57h	0Ch	DMA channel 2 element count register
DMSFC2	56h/57h	0Dh	DMA channel 2 sync select and frame count register
DMMCR2	56h/57h	0Eh	DMA channel 2 transfer mode control register
DMSRC3	56h/57h	0Fh	DMA channel 3 source address register
DMDST3	56h/57h	10h	DMA channel 3 destination address register
DMCTR3	56h/57h	11h	DMA channel 3 element count register
DMSFC3	56h/57h	12h	DMA channel 3 sync select and frame count register
DMMCR3	56h/57h	13h	DMA channel 3 transfer mode control register
DMSRC4	56h/57h	14h	DMA channel 4 source address register
DMDST4	56h/57h	15h	DMA channel 4 destination address register
DMCTR4	56h/57h	16h	DMA channel 4 element count register
DMSFC4	56h/57h	17h	DMA channel 4 sync select and frame count register
DMMCR4	56h/57h	18h	DMA channel 4 transfer mode control register
DMSRC5	56h/57h	19h	DMA channel 5 source address register
DMDST5	56h/57h	1Ah	DMA channel 5 destination address register
DMCTR5	56h/57h	1Bh	DMA channel 5 element count register
DMSFC5	56h/57h	1Ch	DMA channel 5 sync select and frame count register
DMMCR5	56h/57h	1Dh	DMA channel 5 transfer mode control register
DMSRCP	56h/57h	1Eh	DMA source program page address (common channel)

Table 2–17. DMA Subbank Addressed Registers (Continued)

NAME	ADDRESS	SUB- ADDRESS	DESCRIPTION
DMDSTP	56h/57h	1Fh	DMA destination program page address (common channel)
DMIDX0	56h/57h	20h	DMA element index address register 0
DMIDX1	56h/57h	21h	DMA element index address register 1
DMFRI0	56h/57h	22h	DMA frame index register 0
DMFRI1	56h/57h	23h	DMA frame index register 1
DMGSA0	56h/57h	24h	DMA global source address reload register, channel 0
DMGDA0	56h/57h	25h	DMA global destination address reload register, channel 0
DMGCR0	56h/57h	26h	DMA global count reload register, channel 0
DMGFR0	56h/57h	27h	DMA global frame count reload register, channel 0
XSRCDP	56h/57h	28h	DMA extended source data page
XDSTDP	56h/57h	29h	DMA extended destination data page
DMGSA1	56h/57h	2Ah	DMA global source address reload register, channel 1
DMGDA1	56h/57h	2Bh	DMA global destination address reload register, channel 1
DMGCR1	56h/57h	2Ch	DMA global count reload register, channel 1
DMGFR1	56h/57h	2Dh	DMA global frame count reload register, channel 1
DMGSA2	56h/57h	2Eh	DMA global source address reload register, channel 2
DMGDA2	56h/57h	2Fh	DMA global destination address reload register, channel 2
DMGCR2	56h/57h	30h	DMA global count reload register, channel 2
DMGFR2	56h/57h	31h	DMA global frame count reload register, channel 2
DMGSA3	56h/57h	32h	DMA global source address reload register, channel 3
DMGDA3	56h/57h	33h	DMA global destination address reload register, channel 3
DMGCR3	56h/57h	34h	DMA global count reload register, channel 3
DMGFR3	56h/57h	35h	DMA global frame count reload register, channel 3
DMGSA4	56h/57h	36h	DMA global source address reload register, channel 4
DMGDA4	56h/57h	37h	DMA global destination address reload register, channel 4
DMGCR4	56h/57h	38h	DMA global count reload register, channel 4
DMGFR4	56h/57h	39h	DMA global frame count reload register, channel 4
DMGSA5	56h/57h	3Ah	DMA global source address reload register, channel 5
DMGDA5	56h/57h	3Bh	DMA global destination address reload register, channel 5
DMGCR5	56h/57h	3Ch	DMA global count reload register, channel 5
DMGFR5	56h/57h	3Dh	DMA global frame count reload register, channel 5

2.18 Interrupts

Vector-relative locations and priorities for all internal and external interrupts are shown in Table 2–18.

Table 2-18. Interrupt Locations and Priorities

Table 2–16. Interrupt Locations and Priorities									
NAME	LOCA DECIMAL	ATION HEX	PRIORITY	FUNCTION					
RS, SINTR	0	00	1	Reset (hardware and software reset)					
NMI, SINT16	4	04	2	Nonmaskable interrupt					
SINT17	8	08		Software interrupt #17					
SINT18	12	0C	_	Software interrupt #18					
SINT19	16	10	_	Software interrupt #19					
SINT20	20	14	_	Software interrupt #20					
SINT21	24	18	_	Software interrupt #21					
SINT22	28	1C	_	Software interrupt #22					
SINT23	32	20	_	Software interrupt #23					
SINT24	36	24	_	Software interrupt #24					
SINT25	40	28	_	Software interrupt #25					
SINT26	44	2C	_	Software interrupt #26					
SINT27	48	30	_	Software interrupt #27					
SINT28	52	34	_	Software interrupt #28					
SINT29	56	38	_	Software interrupt #29					
SINT30	60	3C	_	Software interrupt #30					
ĪNTO, SINTO	64	40	3	External user interrupt #0					
ĪNT1, SINT1	68	44	4	External user interrupt #1					
ĪNT2, SINT2	72	48	5	External user interrupt #2					
TINT, SINT3	76	4C	6	Timer interrupt					
RINT0, SINT4	80	50	7	McBSP #0 receive interrupt (default)					
XINT0, SINT5	84	54	8	McBSP #0 transmit interrupt (default)					
RINT2, SINT6	88	58	9	McBSP #2 receive interrupt (default)					
XINT2, SINT7	92	5C	10	McBSP #2 transmit interrupt (default)					
ĪNT3, SINT8	96	60	11	External user interrupt #3					
HINT, SINT9	100	64	12	HPI interrupt					
RINT1, SINT10	104	68	13	McBSP #1 receive interrupt (default)					
XINT1, SINT11	108	6C	14	McBSP #1 transmit interrupt (default)					
DMAC4,SINT12	112	70	15	DMA channel 4 (default)					
DMAC5,SINT13	116	74	16	DMA channel 5 (default)					
Reserved	120–127	78–7F	_	Reserved					

The bit layout of the interrupt flag register (IFR) and the interrupt mask register (IMR) is shown in Figure 2–22.




Figure 2–22. IFR and IMR



3 Documentation Support

Extensive documentation supports all TMS320™ DSP family of devices from product announcement through applications development. The following types of documentation are available to support the design and use of the C5000™ platform of DSPs:

- TMS320C5000™ DSP Family Functional Overview (literature number SPRU307)
- Device-specific data sheets (such as this document)
- Complete user's guides
- Development support tools
- Hardware and software application reports

The five-volume *TMS320C54x™ DSP Reference Set* (literature number SPRU210) consists of:

- Volume 1: CPU and Peripherals (literature number SPRU131)
- Volume 2: Mnemonic Instruction Set (literature number SPRU172)
- Volume 3: Algebraic Instruction Set (literature number SPRU179)
- Volume 4: Applications Guide (literature number SPRU173)
- Volume 5: Enhanced Peripherals (literature number SPRU302)

The reference set describes in detail the TMS320C54x[™] DSP products currently available and the hardware and software applications, including algorithms, for fixed-point TMS320[™] DSP family of devices.

A series of DSP textbooks is published by Prentice-Hall and John Wiley & Sons to support digital signal processing research and education. The TMS320™ DSP newsletter, *Details on Signal Processing*, is published quarterly and distributed to update TMS320™ DSP customers on product information.

Information regarding TI DSP products is also available on the Worldwide Web at http://www.ti.com uniform resource locator (URL).



4 **Electrical Specifications**

This section provides the absolute maximum ratings and the recommended operating conditions for the TMS320VC5410A DSP.

4.1 **Absolute Maximum Ratings**

The list of absolute maximum ratings are specified over operating case temperature. Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Section 4.2 is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. All voltage values are with respect to DV_{SS}. Figure 4–1 provides the test load circuit values for a 3.3-V device.

Supply voltage I/O range, DV _{DD}	0.3 V to 4.0 V
Supply voltage core range, CVDD	. -0.3 V to 2.0 V
Input voltage range	0.3 V to 4.5 V
Output voltage range	0.3 V to 4.5 V
Operating case temperature range, T _C	-40°C to 100°C
Storage temperature range, T _{stg}	−55°C to 150°C

4.2 **Recommended Operating Conditions**

			MIN	NOM	MAX	UNIT
DV_{DD}	Device supply voltage, I/O		2.7	3.3	3.6	V
CVDD	Device supply voltage, core (VC5410A-16	60)	1.55	1.6	1.65	V
CVDD	Device supply voltage, core (VC5410A-120)		1.42	1.5	1.65	V
DV _{SS} , CV _{SS}	Supply voltage, GND			0		V
VIH	High-level input voltage, I/O	RS, INTn, NMI, X2/CLKIN, CLKMDn, BCLKRn, BCLKXn, HCS, HDS1, HDS2, HAS, TCK, DV _{DD} = 3.3 ± 0.3 V	2.4		DV _{DD} + 0.3	٧
		All other inputs	2		DV _{DD} + 0.3	
V_{IL}	Low-level input voltage		-0.3		0.8	V
ЮН	High-level output current				-2	mA
loL	Low-level output current				2	mA
TC	Operating case temperature		-40		100	°C




4.3 Electrical Characteristics Over Recommended Operating Case Temperature Range (Unless Otherwise Noted)

	PARAMET	ER	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
Vон	High-level output volta	ge‡	$DV_{DD} = 3.3 \pm 0.3 \text{ V}, I_{OH} = MAX$	2.4	2.4		V
VOL	Low-level output voltag	ge‡	I _{OL} = MAX			0.4	V
IIZ	Input current in high impedance	A[22:0]	$DV_{DD} = MAX$, $V_{O} = DV_{SS}$ to DV_{DD}	-250		250	μΑ
		X2/CLKIN		-40		40	μΑ
		TRST	With internal pulldown	-10		800	
l	Input current	HPIENA	With internal pulldown, RS = 0	-10		400	μА
11	$(V_I = DV_{SS} \text{ to } DV_{DD})$	TMS, TCK, TDI, HPI§	With internal pullups	-400		10	
		D[15:0], HD[7:0]	Bus holders enabled, DV _{DD} = MAX☆	-250		250	
		All other input-only pins		-5		5	
IDDC	Supply current, core C	PU	$CV_{DD} = 1.6 \text{ V}, f_X = 160 , \P T_C = 25 ^{\circ}\text{C}$		60#		mA
I _{DDP}	Supply current, pins		$DV_{DD} = 3.0 \text{ V}, f_X = 160 \text{ MHz}, T_C = 25^{\circ}\text{C}$		40		mA
	Supply current,	IDLE2	PLL × 1 mode, 20 MHz input		2		mA
lDD	standby	IDLE3	Divide-by-two mode, CLKIN stopped		1□		mA
Ci	Input capacitance				5		pF
Co	Output capacitance				5		pF

[†] All values are typical unless otherwise specified.

[□] Material with high I_{DD} has been observed with an I_{DD} as high as 7 mA during high temperature testing.



Where: I_{OL} = 1.5 mA (all outputs)

 I_{OH} = 300 μ A (all outputs)

 $V_{Load} = 1.5 V$

C_T = 20-pF typical load circuit capacitance

Figure 4–1. 3.3-V Test Load Circuit



[‡] All input and output voltage levels except RS, INTO - INT3, NMI, X2/CLKIN, CLKMD1 - CLKMD3 are LVTTL-compatible.

[§] HPI input signals except for HPIENA and HPI16.

[¶] Clock mode: PLL × 1 with external source

[#]This value was obtained with 50% usage of MAC and 50% usage of NOP instructions. Actual operating current varies with program being executed.

This value was obtained with single-cycle external writes, CLKOFF = 0 and load = 15 pF. For more details on how this calculation is performed, refer to the *Calculation of TMS320LC54x Power Dissipation* application report (literature number SPRA164).

 $[\]text{$\pm$VIL(MIN)$} \leq \text{VI} \leq \text{VIL(MAX)} \text{ or } \text{VIH(MIN)} \leq \text{VI} \leq \text{VIH(MAX)}$

4.4 **Package Thermal Resistance Characteristics**

Table 4–1 provides the estimated thermal resistance characteristics for the recommended package types used on the TMS320VC5410A DSP.

Table 4–1. Thermal Resistance Characteristics

PARAMETER	GGU PACKAGE	PGE PACKAGE	UNIT
$R_{\Theta JA}$	38	56	°C/W
$R_{\Theta JC}$	5	5	°C/W

4.5 **Timing Parameter Symbology**

Timing parameter symbols used in the timing requirements and switching characteristics tables are created in accordance with JEDEC Standard 100. To shorten the symbols, some of the pin names and other related terminology have been abbreviated as follows:

Lowercase subscripts and their meanings:

access time а cycle time (period) С d delay time dis disable time enable time en fall time hold time h rise time su setup time transition time t

valid time w pulse duration (width)

Χ Unknown, changing, or don't care level Letters and symbols and their meanings:

Н High L Low V Valid

Ζ High impedance

4.6 **Clock Options**

The frequency of the reference clock provided at the CLKIN pin can be divided by a factor of two or four or multiplied by one of several values to generate the internal machine cycle.

4.6.1 Divide-By-Two and Divide-By-Four Clock Options

The frequency of the reference clock provided at the X2/CLKIN pin can be divided by a factor of two or four to generate the internal machine cycle. The selection of the clock mode is described in Section 2.10.

When an external clock source is used, the frequency injected must conform to specifications listed in Table 4–3.

An external frequency source can be used by applying an input clock to X2/CLKIN with X1 left unconnected.

Table 4–2 shows the configuration options for the CLKMD pins that generate the external divide-by-2 or divide-by-4 clock option.

Table 4–2. Clock Mode Pin Settings for the Divide-By-2 and By Divide-by-4 Clock Options

CLKMD1	CLKMD2	CLKMD3	CLOCK MODE
0	0	0	1/2, PLL disabled
1	0	1	1/4, PLL disabled
1	1	1	1/2, PLL disabled



Table 4–3 and Table 4–4 assume testing over recommended operating conditions and $H = 0.5t_{C(CO)}$ (see Figure 4–2).

Table 4-3. Divide-By-2 and Divide-by-4 Clock Options Timing Requirements


		VC5410A-120 VC5410A-160		UNIT
		MIN	MAX	
t _C (CI)	Cycle time, X2/CLKIN	20		ns
t _f (CI)	Fall time, X2/CLKIN		4	ns
tr(CI)	Rise time, X2/CLKIN		4	ns
tw(CIL)	Pulse duration, X2/CLKIN low	4		ns
tw(CIH)	Pulse duration, X2/CLKIN high	4		ns

Table 4-4. Divide-By-2 and Divide-by-4 Clock Options Switching Characteristics

PARAMETER		5	410A-12	0	5410A-160			
		MIN	TYP	MAX	MIN	TYP	MAX	UNIT
t _C (CO)	Cycle time, CLKOUT	8.33†		‡	6.25†		‡	ns
td(CIH-CO)	Delay time, X2/CLKIN high to CLKOUT high/low	4	7	11	4	7	11	ns
t _f (CO)	Fall time, CLKOUT		1			1		ns
tr(CO)	Rise time, CLKOUT		1			1		ns
tw(COL)	Pulse duration, CLKOUT low	H –2	Н	H + 1	H –2	Н	H + 1	ns
tw(COH)	Pulse duration, CLKOUT high	H – 2	Н	H + 1	H – 2	Н	H + 1	ns

[†] It is recommended that the PLL clocking option be used for maximum frequency operation.

[‡] This device utilizes a fully static design and therefore can operate with t_{C(CI)} approaching ∞. The device is characterized at frequencies approaching 0 Hz.



NOTE A: The CLKOUT timing in this diagram assumes the CLKOUT divide factor (DIVFCT field in the BSCR) is configured as 00 (CLKOUT not divided). DIVFCT is configured as CLKOUT divided-by-4 mode following reset.

Figure 4–2. External Divide-by-Two Clock Timing



4.6.2 Multiply-By-N Clock Option (PLL Enabled)

The frequency of the reference clock provided at the X2/CLKIN pin can be multiplied by a factor of N to generate the internal machine cycle. The selection of the clock mode and the value of N is described in Section 2.10. Following reset, the software PLL can be programmed for the desired multiplication factor. Refer to the TMS320C54x DSP CPU and Peripherals Reference Set, Volume 1 (literature number SPRU131) for detailed information on programming the PLL.

When an external clock source is used, the external frequency injected must conform to specifications listed in Table 4-5.

Table 4–5 and Table 4–6 assume testing over recommended operating conditions and $H = 0.5t_{C(CO)}$ (see Figure 4-3).


Table 4-5. Multiply-By-N Clock Option Timing Requirements

			5410 <i>A</i> 5410 <i>A</i>		UNIT
			MIN	MAX	
t _C (CI)		Integer PLL multiplier N (N = 1–15)†	20	200	
	Cycle time, X2/CLKIN	PLL multiplier N = x.5 [†]	20	100	ns
		PLL multiplier N = x.25, x.75 [†]	20	50	
t _f (CI)	Fall time, X2/CLKIN			4	ns
tr(CI)	Rise time, X2/CLKIN			4	ns
tw(CIL)	Pulse duration, X2/CLKIN low		4		ns
tw(CIH)	Pulse duration, X2/CLKIN high		4		ns

[†]N is the multiplication factor.

Table 4-6. Multiply-By-N Clock Option Switching Characteristics

PARAMETER		5	5410A-120			5410A-160		
		MIN	TYP	MAX	MIN	TYP	MAX	UNIT
t _C (CO)	Cycle time, CLKOUT	8.33			6.25			ns
td(CI-CO)	Delay time, X2/CLKIN high/low to CLKOUT high/low	4	7	11	4	7	11	ns
t _f (CO)	Fall time, CLKOUT		2			2		ns
tr(CO)	Rise time, CLKOUT		2			2		ns
tw(COL)	Pulse duration, CLKOUT low		Н			Н		ns
tw(COH)	Pulse duration, CLKOUT high		Н			Н		ns
tp	Transitory phase, PLL lock-up time			30			30	μS



NOTE A: The CLKOUT timing in this diagram assumes the CLKOUT divide factor (DIVFCT field in the BSCR) is configured as 00 (CLKOUT not divided). DIVFCT is configured as CLKOUT divided-by-4 mode following reset.

Figure 4-3. Multiply-by-One Clock Timing



4.7 Memory and Parallel I/O Interface Timing

4.7.1 Memory Read

External memory reads can be performed in consecutive or nonconsecutive mode under control of the $\overline{\text{CONSEC}}$ bit in the BSCR. Table 4–7 and Table 4–8 assume testing over recommended operating conditions with $\overline{\text{MSTRB}} = 0$ and H = $0.5t_{\text{C(CO)}}$ (see Figure 4–4 and Figure 4–5).

Table 4-7. Memory Read Timing Requirements

			5410A-120 5410A-160	
		MIN	MAX	
ta(A)M1	Access time, read data access from address valid, first read access†		4H–9	ns
ta(A)M2	Access time, read data access from address valid, consecutive read accesses [†]		2H-9	ns
t _{su(D)R}	Setup time, read data valid before CLKOUT low	7		ns
th(D)R	Hold time, read data valid after CLKOUT low	0		ns


[†] Address,R/W, PS, DS, and IS timings are all included in timings referenced as address.

Table 4-8. Memory Read Switching Characteristics

	PARAMETER	5410A- 5410A-	-	UNIT
		MIN	MAX	
td(CLKL-A)	Delay time, CLKOUT low to address valid [†]	– 1	4	ns
td(CLKL-MSL)	Delay time, CLKOUT low to MSTRB low	– 1	4	ns
td(CLKL-MSH)	Delay time, CLKOUT low to MSTRB high	– 1	4	ns


[†] Address,R/W, PS, DS, and IS timings are all included in timings referenced as address.





† Address, R/W, PS, DS, and IS timings are all included in timings referenced as address.

Figure 4-4. Nonconsecutive Mode Memory Reads



† Address,R/W, PS, DS, and IS timings are all included in timings referenced as address.

Figure 4–5. Consecutive Mode Memory Reads


4.7.2 Memory Write

Table 4–9 assumes testing over recommended operating conditions with $\overline{\text{MSTRB}} = 0$ and $H = 0.5t_{\text{C(CO)}}$ (see Figure 4–6).

Table 4-9. Memory Write Switching Characteristics

	PARAMETER	5410 <i>A</i> 5410 <i>A</i>		UNIT
		MIN	MAX	
td(CLKL-A)	Delay time, CLKOUT low to address valid [†]	- 1	4	ns
t _{su(A)MSL}	Setup time, address valid before MSTRB low [†]	2H – 3		ns
td(CLKL-D)W	Delay time, CLKOUT low to data valid	- 1	4	ns
t _{su(D)MSH}	Setup time, data valid before MSTRB high	2H – 5	2H + 6	ns
th(D)MSH	Hold time, data valid after MSTRB high	2H – 5	2H + 6	ns
td(CLKL-MSL)	Delay time, CLKOUT low to MSTRB low	- 1	4	ns
tw(SL)MS	Pulse duration, MSTRB low	2H – 2		ns
td(CLKL-MSH)	Delay time, CLKOUT low to MSTRB high	– 1	4	ns

[†] Address, R/W, PS, DS, and IS timings are all included in timings referenced as address.



[†] Address, R/W, PS, DS, and IS timings are all included in timings referenced as address.

Figure 4–6. Memory Write ($\overline{MSTRB} = 0$)



4.7.3 I/O Read

Table 4–10 and Table 4–11 assume testing over recommended operating conditions, $\overline{\text{IOSTRB}} = 0$, and $H = 0.5t_{\text{C(CO)}}$ (see Figure 4–7).

Table 4-10. I/O Read Timing Requirements


	• .			
			A-120 A-160	UNIT
		MIN	MAX	
ta(A)M1	Access time, read data access from address valid, first read access†		4H – 9	ns
t _{su(D)R}	Setup time, read data valid before CLKOUT low	7		ns
th(D)R	Hold time, read data valid after CLKOUT low	0		ns

[†] Address R/W, PS, DS, and IS timings are included in timings referenced as address.

Table 4-11. I/O Read Switching Characteristics

	PARAMETER	5410A 5410A	-	UNIT
		MIN	MAX	
td(CLKL-A)	Delay time, CLKOUT low to address valid [†]	– 1	4	ns
td(CLKL-IOSL)	Delay time, CLKOUT low to IOSTRB low	– 1	4	ns
td(CLKL-IOSH)	Delay time, CLKOUT low to IOSTRB high	– 1	4	ns

[†] Address R/W, PS, DS, and IS timings are included in timings referenced as address.



 $^{^{\}dagger}$ Address, R/ \overline{W} , \overline{PS} , \overline{DS} , and \overline{IS} timings are all included in timings referenced as address.

Figure 4–7. Parallel I/O Port Read (IOSTRB = 0)




4.7.4 I/O Write

Table 4–12 assumes testing over recommended operating conditions, $\overline{\text{IOSTRB}} = 0$, and $H = 0.5t_{\text{C(CO)}}$ (see Figure 4–8).

Table 4-12. I/O Write Switching Characteristics

	PARAMETER	5410A 5410A	-	UNIT
		MIN	MAX	
td(CLKL-A)	Delay time, CLKOUT low to address valid [†]	- 1	4	ns
tsu(A)IOSL	Setup time, address valid before IOSTRB low [†]	2H – 3		ns
td(CLKL-D)W	Delay time, CLKOUT low to write data valid	- 1	4	ns
t _{su(D)IOSH}	Setup time, data valid before IOSTRB high	2H – 5	2H + 6	ns
th(D)IOSH	Hold time, data valid after IOSTRB high	2H – 5	2H + 6	ns
td(CLKL-IOSL)	Delay time, CLKOUT low to IOSTRB low	- 1	4	ns
tw(SL)IOS	Pulse duration, IOSTRB low	2H – 2		ns
td(CLKL-IOSH)	Delay time, CLKOUT low to IOSTRB high	- 1	4	ns

[†] Address R/W, PS, DS, and IS timings are included in timings referenced as address.



 † Address, R/W, $\overline{\text{PS}},$ $\overline{\text{DS}},$ and $\overline{\text{IS}}$ timings are all included in timings referenced as address.

Figure 4–8. Parallel I/O Port Write (IOSTRB = 0)

4.8 Ready Timing for Externally Generated Wait States

Table 4–13 and Table 4–14 assume testing over recommended operating conditions and $H = 0.5t_{C(CO)}$ (see Figure 4–9, Figure 4–10, Figure 4–11, and Figure 4–12).

Table 4-13. Ready Timing Requirements for Externally Generated Wait States†

		5410 <i>A</i>	_	UNIT
		MIN	MAX	
t _{su(RDY)}	Setup time, READY before CLKOUT low	7		ns
th(RDY)	Hold time, READY after CLKOUT low	0		ns
t _V (RDY)MSTRB	Valid time, READY after MSTRB low [‡]		4H – 4	ns
th(RDY)MSTRB	Hold time, READY after MSTRB low‡	4H		ns
t _V (RDY)IOSTRB	Valid time, READY after IOSTRB low‡		4H – 4	ns
th(RDY)IOSTRB	Hold time, READY after IOSTRB low‡	4H		ns

[†] The hardware wait states can be used only in conjunction with the software wait states to extend the bus cycles. To generate wait states by READY, at least two software wait states must be programmed. READY is not sampled until the completion of the internal software wait states.

Table 4-14. Ready Switching Characteristics for Externally Generated Wait States†

	PARAMETER	5410A 5410A	-	UNIT
		MIN	MAX	
td(MSCL)	Delay time, MSC low to CLKOUT low	– 1	4	ns
t _d (MSCH)	Delay time, CLKOUT low to MSC high	- 1	4	ns

[†] The hardware wait states can be used only in conjunction with the software wait states to extend the bus cycles. To generate wait states by READY, at least two software wait states must be programmed. READY is not sampled until the completion of the internal software wait states.



[‡] These timings are included for reference only. The critical timings for READY are those referenced to CLKOUT.




Figure 4-9. Memory Read With Externally Generated Wait States




Figure 4-10. Memory Write With Externally Generated Wait States






Figure 4–11. I/O Read With Externally Generated Wait States




Figure 4-12. I/O Write With Externally Generated Wait States

HOLD and **HOLDA** Timings 4.9

Table 4–15 and Table 4–16 assume testing over recommended operating conditions and $H = 0.5t_{C(CO)}$ (see Figure 4-13).

Table 4–15. HOLD and HOLDA Timing Requirements

			5410A-120 5410A-160 MIN MAX	
		MIN	MAX	
tw(HOLD)	Pulse duration, HOLD low duration	4H+8		ns
t _{su(HOLD)}	Setup time, HOLD before CLKOUT low	7		ns

Table 4–16. HOLD and HOLDA Switching Characteristics

	PARAMETER	5410A-120 5410A-160		UNIT
		MIN	MAX	
tdis(CLKL-A)	Disable time, Address, PS, DS, IS high impedance from CLKOUT low		3	ns
tdis(CLKL-RW)	Disable time, R/W high impedance from CLKOUT low		3	ns
tdis(CLKL-S)	Disable time, MSTRB, IOSTRB high impedance from CLKOUT low		3	ns
ten(CLKL-A)	Enable time, Address, PS, DS, IS valid from CLKOUT low		2H+3	ns
ten(CLKL-RW)	Enable time, R/\overline{W} enabled from CLKOUT low		2H+3	ns
ten(CLKL-S)	Enable time, MSTRB, IOSTRB enabled from CLKOUT low	2	2H+3	ns
	Valid time, HOLDA low after CLKOUT low	– 1	4	ns
^t v(HOLDA)	Valid time, HOLDA high after CLKOUT low	– 1	4	ns
tw(HOLDA)	Pulse duration, HOLDA low duration	2H-3		ns




Figure 4–13. $\overline{\text{HOLD}}$ and $\overline{\text{HOLDA}}$ Timings (HM = 1)

4.10 Reset, BIO, Interrupt, and MP/MC Timings

Table 4–17 assumes testing over recommended operating conditions and $H = 0.5t_{C(CO)}$ (see Figure 4–14, Figure 4–15, and Figure 4–16).

Table 4-17. Reset, BIO, Interrupt, and MP/MC Timing Requirements

		5410A-120 5410A-160	UNIT
		MIN MAX	
th(RS)	Hold time, RS after CLKOUT low	2	ns
^t h(BIO)	Hold time, BIO after CLKOUT low	4	ns
th(INT)	Hold time, INTn, NMI, after CLKOUT low [†]	0	ns
th(MPMC)	Hold time, MP/MC after CLKOUT low	4	ns
tw(RSL)	Pulse duration, RS low‡§	4H+3	ns
tw(BIO)S	Pulse duration, BIO low, synchronous	2H+3	ns
tw(BIO)A	Pulse duration, BIO low, asynchronous	4H	ns
^t w(INTH)S	Pulse duration, INTn, NMI high (synchronous)	2H+2	ns
^t w(INTH)A	Pulse duration, INTn, NMI high (asynchronous)	4H	ns
tw(INTL)S	Pulse duration, INTn, NMI low (synchronous)	2H+2	ns
tw(INTL)A	Pulse duration, INTn, NMI low (asynchronous)	4H	ns
tw(INTL)WKP	Pulse duration, INTn, NMI low for IDLE2/IDLE3 wakeup	7	ns
t _{su(RS)}	Setup time, RS before X2/CLKIN low¶	3	ns
t _{su(BIO)}	Setup time, BIO before CLKOUT low	7	ns
tsu(INT)	Setup time, INTn, NMI, RS before CLKOUT low	7	ns
t _{su(MPMC)}	Setup time, MP/MC before CLKOUT low	5	ns

[†] The external interrupts (INT0 – INT3, NMI) are synchronized to the core CPU by way of a two-flip-flop synchronizer that samples these inputs with consecutive falling edges of CLKOUT. The input to the interrupt pins is required to represent a 1–0–0 sequence at the timing that is corresponding to three CLKOUTs sampling sequence.

The diagram assumes clock mode is divide-by-2 and the CLKOUT divide factor is set to no-divide mode (DIVFCT=00 field in the BSCR).




Figure 4-14. Reset and BIO Timings



[‡] If the PLL mode is selected, then at power-on sequence, or at wakeup from IDLE3, RS must be held low for at least 50 µs to ensure synchronization and lock-in of the PLL.

[§] Note that RS may cause a change in clock frequency, therefore changing the value of H.




Figure 4–15. Interrupt Timing




Figure 4–16. MP/MC Timing

4.11 Instruction Acquisition (IAQ) and Interrupt Acknowledge (IACK) Timings

Table 4–18 assumes testing over recommended operating conditions and $H = 0.5t_{C(CO)}$ (see Figure 4–17).

Table 4–18. Instruction Acquisition (IAQ) and Interrupt Acknowledge (IACK) Switching Characteristics

		•		
	PARAMETER	5410A 5410A	-	UNIT
	Delay time, CLKOUT low to IAQ high Delay time, IAQ low to address valid Delay time, CLKOUT low to IACK low Delay time, CLKOUT low to IACK high	MIN	MAX	
td(CLKL-IAQL)	Delay time, CLKOUT low to IAQ low	- 1	4	ns
td(CLKL-IAQH)	Delay time, CLKOUT low to IAQ high	- 1	4	ns
^t d(A)IAQ	Delay time, IAQ low to address valid		2	ns
td(CLKL-IACKL)	Delay time, CLKOUT low to IACK low	- 1	4	ns
td(CLKL-IACKH)	Delay time, CLKOUT low to IACK high	- 1	4	ns
td(A)IACK	Delay time, IACK low to address valid		2	ns
th(A)IAQ	Hold time, address valid after IAQ high	-2		ns
th(A)IACK	Hold time, address valid after IACK high	-2		ns
tw(IAQL)	Pulse duration, IAQ low	2H – 2		ns
tw(IACKL)	Pulse duration, IACK low	2H – 2		ns




Figure 4–17. Instruction Acquisition (IAQ) and Interrupt Acknowledge (IACK) Timings

4.12 External Flag (XF) and TOUT Timings

Table 4–19 assumes testing over recommended operating conditions and $H = 0.5t_{C(CO)}$ (see Figure 4–18 and Figure 4–19).

Table 4-19. External Flag (XF) and TOUT Switching Characteristics

	PARAMETER		5410A-120 5410A-160	
			MAX	
	Delay time, CLKOUT low to XF high	- 1	4	
^t d(XF)	Delay time, CLKOUT low to XF low	- 1	4	ns
^t d(TOUTH)	Delay time, CLKOUT low to TOUT high	- 1	4	ns
^t d(TOUTL)	Delay time, CLKOUT low to TOUT low	- 1	4	ns
tw(TOUT)	Pulse duration, TOUT	2H – 4	_	ns




Figure 4-18. External Flag (XF) Timing




Figure 4-19. TOUT Timing

4.13 Multichannel Buffered Serial Port (McBSP) Timing

McBSP Transmit and Receive Timings 4.13.1

Table 4-20 and Table 4-21 assume testing over recommended operating conditions (see Figure 4-20 and Figure 4-21).

Table 4-20. McBSP Transmit and Receive Timing Requirements†

				-	UNIT	
			xt 4P‡ xt 2P-1‡ 8 1 1 2 7 1 2 3 8 1 0 2 xt	MAX		
t _c (BCKRX)	Cycle time, BCLKR/X	BCLKR/X ext	4P‡		ns	
tw(BCKRX)	Pulse duration, BCLKR/X high or BCLKR/X low	BCLKR/X ext	2P-1‡		ns	
	O IDEODICAL C. DOUGO	BCLKR int	8	1‡ 8 1 1 2 7 1 2		
tsu(BFRH-BCKRL)	Setup time, external BFSR high before BCLKR low	BCLKR ext	1		ns	
^t h(BCKRL-BFRH)	Held for a set and DEOD bight of the DOLLAD beautiful.	BCLKR int	1			
	Hold time, external BFSR high after BCLKR low	BCLKR ext	2	MAX 6	ns	
	O	BCLKR int	7			
tsu(BDRV-BCKRL)	Setup time, BDR valid before BCLKR low	BCLKR ext	1		ns	
		BCLKR int	2			
th(BCKRL-BDRV)	Hold time, BDR valid after BCLKR low	BCLKR ext	3		ns	
		BCLKX int	8			
tsu(BFXH-BCKXL)	Setup time, external BFSX high before BCLKX low	BCLKX ext	1		ns	
	THE CONTRACT OF POLICE	BCLKX int	0			
th(BCKXL-BFXH)	Hold time, external BFSX high after BCLKX low	BCLKX ext	2		ns	
t _r (BCKRX)	Rise time, BCKR/X	BCLKR/X ext		6	ns	
tf(BCKRX)	Fall time, BCKR/X	BCLKR/X ext		6	ns	

† CLKRP = CLKXP = FSRP = FSXP = 0. If the polarity of any of the signals is inverted, then the timing references of that signal are also inverted. $^{\ddagger}P = 0.5 * processor clock$



Table 4-21. McBSP Transmit and Receive Switching Characteristics†

	PARAMETER				UNIT	
				$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		
tc(BCKRX)	Cycle time, BCLKR/X		BCLKR/X int	4P‡		ns
tw(BCKRXH)	Pulse duration, BCLKR/X high	/X high		D – 1§	D + 1§	ns
tw(BCKRXL)	Pulse duration, BCLKR/X low		BCLKR/X int	C – 1§	C + 1§	ns
	(BCKRH-BFRV) Delay time, BCLKR high to internal BFSR valid		BCLKR int	-3	3	ns
^t d(BCKRH-BFRV)			BCLKR ext	0	6	ns
	Delegation DOLKY bink to internal DEOV colid		BCLKX int	– 1	5	ns
^t d(BCKXH-BFXV)	td(BCKXH-BFXV) Delay time, BCLKX high to internal BFSX valid		BCLKX ext	3	5	ns
	Disable time, BCLKX high to BDX high impedance f	ollowing last data	BCLKX int		6	
tdis(BCKXH-BDXHZ)	bit of transfer	-	BCLKX ext		10	ns
		BYENIA -	BCLKX int	– 1¶	10	
		DXENA = 0	BCLKX ext	3	20	
td(BCKXH-BDXV)	Delay time, BCLKX high to BDX valid		BCLKX int	- 1¶	20	ns
		DXENA = 1	BCLKX ext	3	30	
	Delay time, BFSX high to BDX valid		BFSX int	-1¶	7	
^t d(BFXH-BDXV)	ONLY applies when in data delay 0 (XDATDLY = 00	b) mode	BFSX ext	3	11	ns

[†] CLKRP = CLKXP = FSRP = FSXP = 0. If the polarity of any of the signals is inverted, then the timing references of that signal are also inverted. ‡ P = 0.5 * processor clock

[¶] Minimum delay times also represent minimum output hold times.




Figure 4-20. McBSP Receive Timings

[§]T = BCLKRX period = (1 + CLKGDV) * 2P

C = BCLKRX low pulse width = T/2 when CLKGDV is odd or zero and = (CLKGDV/2) * 2P when CLKGDV is even

D = BCLKRX high pulse width = T/2 when CLKGDV is odd or zero and = (CLKGDV/2 + 1) * 2P when CLKGDV is even




Figure 4-21. McBSP Transmit Timings

4.13.2 McBSP General-Purpose I/O Timing

Table 4–22 and Table 4–23 assume testing over recommended operating conditions (see Figure 4–22).

Table 4-22. McBSP General-Purpose I/O Timing Requirements


		5410A 5410A	-	UNIT
		MIN	MAX	
t _{su} (BGPIO-COH)	Setup time, BGPIOx input mode before CLKOUT high [†]	7		ns
th(COH-BGPIO)	Hold time, BGPIOx input mode after CLKOUT high [†]	0		ns

[†]BGPIOx refers to BCLKRx, BFSRx, BDRx, BCLKXx, or BFSXx when configured as a general-purpose input.

Table 4-23. McBSP General-Purpose I/O Switching Characteristics

	PARAMETER	5410A 5410A	-	UNIT
		MIN	MAX	
td(COH-BGPIO)	Delay time, CLKOUT high to BGPIOx output mode [‡]	-2	4	ns

[‡]BGPIOx refers to BCLKRx, BFSRx, BCLKXx, BFSXx, or BDXx when configured as a general-purpose output.



[†]BGPIOx refers to BCLKRx, BFSRx, BDRx, BCLKXx, or BFSXx when configured as a general-purpose input.

Figure 4–22. McBSP General-Purpose I/O Timings



[‡]BGPIOx refers to BCLKRx, BFSRx, BCLKXx, BFSXx, or BDXx when configured as a general-purpose output.

4.13.3 McBSP as SPI Master or Slave Timing

Table 4–24 to Table 4–31 assume testing over recommended operating conditions (see Figure 4–23, Figure 4–24, Figure 4–25, and Figure 4–26).

Table 4-24. McBSP as SPI Master or Slave Timing Requirements (CLKSTP = 10b, CLKXP = 0)[†]

				0A-120 0A-160		
		MAS	TER	SLAV	E	UNIT
		MIN	MAX	MIN	MAX	
t _{su(BDRV-BCKXL)}	Setup time, BDR valid before BCLKX low	12		2 – 6P‡		ns
th(BCKXL-BDRV)	Hold time, BDR valid after BCLKX low	4		5 + 12P‡		ns

[†] For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

Table 4–25. McBSP as SPI Master or Slave Switching Characteristics (CLKSTP = 10b, CLKXP = 0)[†]

				10A-120 10A-160		
	(BFXL-BCKXH) Delay time, BFSX low to BCLKX high# (BCKXH-BDXV) Delay time, BCLKX high to BDX valid Disable time, BDX high impedance following last data bit from BCLKX low Disable time, BDX high impedance following last data bit from BFSXHigh	MAS	ΓER§	SL	UNIT	
		MIN	MAX	MIN	MAX	
th(BCKXL-BFXL)	Hold time, BFSX low after BCLKX low¶	T – 3	T + 4			ns
td(BFXL-BCKXH)	Delay time, BFSX low to BCLKX high#	C – 4	C + 3			ns
td(BCKXH-BDXV)	Delay time, BCLKX high to BDX valid	- 4	5	6P + 2 [‡]	10P + 17 [‡]	ns
tdis(BCKXL-BDXHZ)	, 0 1	C – 2	C + 3			ns
^t dis(BFXH-BDXHZ)				2P- 4‡	6P + 17‡	ns
t _d (BFXL-BDXV)	Delay time, BFSX low to BDX valid			4P+ 2‡	8P + 17‡	ns

[†] For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

[#] BFSX should be low before the rising edge of clock to enable slave devices and then begin a SPI transfer at the rising edge of the master clock (BCLKX).




Figure 4–23. McBSP Timing as SPI Master or Slave: CLKSTP = 10b, CLKXP = 0



[‡]P = 0.5 * processor clock

 $[\]ddagger P = 0.5 * processor clock$

[§]T = BCLKX period = (1 + CLKGDV) * 2P

C = BCLKX low pulse width = T/2 when CLKGDV is odd or zero and = (CLKGDV/2) * 2P when CLKGDV is even

[¶] FSRP = FSXP = 1. As a SPI master, BFSX is inverted to provide active-low slave-enable output. As a slave, the active-low signal input on BFSX and BFSR is inverted before being used internally.

CLKXM = FSXM = 1, CLKRM = FSRM = 0 for master McBSP

CLKXM = CLKRM = FSXM = FSRM = 0 for slave McBSP

Table 4–26. McBSP as SPI Master or Slave Timing Requirements (CLKSTP = 11b, CLKXP = 0)†

				OA-120 OA-160		
		MAS	TER	SLAV	E	UNIT
		MIN	MAX	MIN	MAX	
tsu(BDRV-BCKXL)	Setup time, BDR valid before BCLKX low	12		2-6P [‡]		ns
th(BCKXH-BDRV)	Hold time, BDR valid after BCLKX high	4		5 + 12P [‡]		ns

[†] For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

Table 4-27. McBSP as SPI Master or Slave Switching Characteristics (CLKSTP = 11b, CLKXP = 0)†

	<u> </u>					-
	PARAMETER		54 54			
			TER§	SL	UNIT	
		MIN	MAX	MIN	MAX	
th(BCKXL-BFXL)	Hold time, BFSX low after BCLKX low¶	C –3	C + 4			ns
td(BFXL-BCKXH)	Delay time, BFSX low to BCLKX high#	T – 4	T + 3			ns
td(BCKXL-BDXV)	Delay time, BCLKX low to BDX valid	- 4	5	6P + 2‡	10P + 17‡	ns
tdis(BCKXL-BDXHZ)	Disable time, BDX high impedance following last data bit from BCLKX low	-2	4	6P – 4 [‡]	10P + 17‡	ns
td(BFXL-BDXV)	Delay time, BFSX low to BDX valid	D-2	D + 4	4P + 2‡	8P + 17‡	ns

[†] For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

CLKXM = FSXM = 1, CLKRM = FSRM = 0 for master McBSP

CLKXM = CLKRM = FSXM = FSRM = 0 for slave McBSP

[#] BFSX should be low before the rising edge of clock to enable slave devices and then begin a SPI transfer at the rising edge of the master clock (BCLKX).




Figure 4–24. McBSP Timing as SPI Master or Slave: CLKSTP = 11b, CLKXP = 0

 $[\]ddagger P = 0.5 * processor clock$

 $[\]ddagger P = 0.5 * processor clock$

[§]T = BCLKX period = (1 + CLKGDV) * 2P

C = BCLKX low pulse width = T/2 when CLKGDV is odd or zero and = (CLKGDV/2) * 2P when CLKGDV is even

D = BCLKX high pulse width = T/2 when CLKGDV is odd or zero and = (CLKGDV/2 + 1) * 2P when CLKGDV is even

[¶] FSRP = FSXP = 1. As a SPI master, BFSX is inverted to provide active-low slave-enable output. As a slave, the active-low signal input on BFSX and BFSR is inverted before being used internally.

Table 4–28. McBSP as SPI Master or Slave Timing Requirements (CLKSTP = 10b, CLKXP = 1)†

				OA-120 OA-160		
		MAS	TER	SLAV	E	UNIT
		MIN	MAX	MIN	MAX	
t _{su} (BDRV-BCKXH)	Setup time, BDR valid before BCLKX high	12		2-6P [‡]		ns
th(BCKXH-BDRV)	Hold time, BDR valid after BCLKX high	4		5 + 12P [‡]		ns

[†] For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

Table 4-29. McBSP as SPI Master or Slave Switching Characteristics (CLKSTP = 10b, CLKXP = 1)†

				10A-120 10A-160		
	PARAMETER	MAS	TER§	SL	.AVE	UNIT
		MIN	MAX	MIN	MAX	
th(BCKXH-BFXL)	Hold time, BFSX low after BCLKX high¶	T-3	T + 4			ns
td(BFXL-BCKXL)	Delay time, BFSX low to BCLKX low#	D – 4	D + 3			ns
td(BCKXL-BDXV)	Delay time, BCLKX low to BDX valid	- 4	5	6P + 2 [‡]	10P + 17‡	ns
^t dis(BCKXH-BDXHZ)	Disable time, BDX high impedance following last data bit from BCLKX high	D-2	D + 3			ns
tdis(BFXH-BDXHZ)	Disable time, BDX high impedance following last data bit from BFSX high			2P – 4 [‡]	6P + 17 [‡]	ns
td(BFXL-BDXV)	Delay time, BFSX low to BDX valid			4P + 2‡	8P + 17‡	ns

[†] For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.




Figure 4–25. McBSP Timing as SPI Master or Slave: CLKSTP = 10b, CLKXP = 1



 $[\]ddagger P = 0.5 * processor clock$

 $[\]ddagger P = 0.5 * processor clock$

[§]T = BCLKX period = (1 + CLKGDV) * 2P

D = BCLKX high pulse width = T/2 when CLKGDV is odd or zero and = (CLKGDV/2 + 1) * 2P when CLKGDV is even

[¶]FSRP = FSXP = 1. As a SPI master, BFSX is inverted to provide active-low slave-enable output. As a slave, the active-low signal input on BFSX and BFSR is inverted before being used internally.

CLKXM = FSXM = 1, CLKRM = FSRM = 0 for master McBSP

CLKXM = CLKRM = FSXM = FSRM = 0 for slave McBSP

[#]BFSX should be low before the rising edge of clock to enable slave devices and then begin a SPI transfer at the rising edge of the master clock (BCLKX).

Table 4–30. McBSP as SPI Master or Slave Timing Requirements (CLKSTP = 11b, CLKXP = 1)†

				0A-120 0A-160		
		MAS	TER	SLAV	E	UNIT
		MIN	MAX	MIN	MAX	
tsu(BDRV-BCKXL)	Setup time, BDR valid before BCLKX low	12		2-6P [‡]		ns
th(BCKXL-BDRV)	Hold time, BDR valid after BCLKX low	4		5 + 12P [‡]		ns

[†] For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

Table 4-31. McBSP as SPI Master or Slave Switching Characteristics (CLKSTP = 11b, CLKXP = 1)†

						-
	PARAMETER			10A-120 10A-160		
	PARAMETER	MAS	TER§	SL	UNIT	
		MIN	MAX	MIN	MAX	
th(BCKXH-BFXL)	Hold time, BFSX low after BCLKX high¶	D-3	D + 4			ns
td(BFXL-BCKXL)	Delay time, BFSX low to BCLKX low#	T – 4	T + 3			ns
td(BCKXH-BDXV)	Delay time, BCLKX high to BDX valid	- 4	5	6P + 2‡	10P + 17 [‡]	ns
tdis(BCKXH-BDXHZ)	Disable time, BDX high impedance following last data bit from BCLKX high	-2	4	6P – 4 [‡]	10P + 17‡	ns
^t d(BFXL-BDXV)	Delay time, BFSX low to BDX valid	C – 2	C + 4	4P + 2‡	8P + 17‡	ns

[†] For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

CLKXM = FSXM = 1, CLKRM = FSRM = 0 for master McBSP

CLKXM = CLKRM = FSXM = FSRM = 0 for slave McBSP

[#] BFSX should be low before the rising edge of clock to enable slave devices and then begin a SPI transfer at the rising edge of the master clock (BCLKX).




Figure 4-26. McBSP Timing as SPI Master or Slave: CLKSTP = 11b, CLKXP = 1

 $[\]ddagger P = 0.5 * processor clock$

 $[\]ddagger P = 0.5 * processor clock$

[§]T = BCLKX period = (1 + CLKGDV) * 2P

C = BCLKX low pulse width = T/2 when CLKGDV is odd or zero and = (CLKGDV/2) * 2P when CLKGDV is even

D = BCLKX high pulse width = T/2 when CLKGDV is odd or zero and = (CLKGDV/2 + 1) * 2P when CLKGDV is even

[¶] FSRP = FSXP = 1. As a SPI master, BFSX is inverted to provide active-low slave-enable output. As a slave, the active-low signal input on BFSX and BFSR is inverted before being used internally.

4.14 Host-Port Interface Timing

4.14.1 **HPI8 Mode**

Table 4–32 and Table 4–33 assume testing over recommended operating conditions and P = 0.5 * processor clock (see Figure 4–27 through Figure 4–30). In the following tables, DS refers to the logical OR of HCS, HDS1, and HDS2. HD refers to any of the HPI data bus pins (HD0, HD1, HD2, etc.). HAD stands for HCNTL0, HCNTL1, and HR/\overline{W} .

Table 4-32. HPI8 Mode Timing Requirements

		5410 <i>A</i>	UNIT	
		MIN		
^t su(HBV-DSL)	Setup time, HBIL valid before DS low (when HAS is not used), or HBIL valid before HAS low	6		ns
th(DSL-HBV)	Hold time, HBIL valid after DS low (when HAS is not used), or HBIL valid after HAS low	3		ns
t _{su} (HSL-DSL)	Setup time, HAS low before DS low	8		ns
tw(DSL)	Pulse duration, DS low	13		ns
tw(DSH)	Pulse duration, DS high	7		ns
t _{su} (HDV-DSH)	Setup time, HD valid before DS high, HPI write	3		ns
th(DSH-HDV)W	Hold time, HD valid after DS high, HPI write	2		ns
t _{su(GPIO-COH)}	Setup time, HDx input valid before CLKOUT high, HDx configured as general-purpose input	3		ns
th(GPIO-COH)	Hold time, HDx input valid before CLKOUT high, HDx configured as general-purpose input	0		ns

Table 4-33. HPI8 Mode Switching Characteristics

	PARA	AMETER	5410A-120 5410A-160		UNIT	
				MAX		
ten(DSL-HD)	Enable time, HD driven from DS low		0	10	ns	
^t d(DSL-HDV1)	Delay time, DS low to HD valid for first byte of an HPI read	Case 1a: Memory accesses when DMAC is active and $t_{W(DSH)}$ < I8H †	1	8P+10-t _W (DSH)		
		Case 1b: Memory accesses when DMAC is active and $t_{W(DSH)} \ge 18H^{\dagger}$		10		
		Case 2a: Memory accesses when DMAC is inactive and $t_{W(DSH)}$ < 10H †	1	0P+10-t _W (DSH)	ns	
		Case 2b: Memory accesses when DMAC is inactive and $t_{W(DSH)} \ge 10H^{\dagger}$		10		
		Case 3: Register accesses		10		
t _d (DSL-HDV2)	Delay time, DS low to HD valid for	or second byte of an HPI read		10	ns	
th(DSH-HDV)R	Hold time, HD valid after DS high, for a HPI read				ns	
t _V (HYH-HDV)	Valid time, HD valid after HRDY high		2		ns	
td(DSH-HYL)	Delay time, DS high to HRDY lov	v‡	8		ns	
	Delay time, DS high to HRDY high‡	Case 1: Memory accesses when DMAC is active†		18P+6	ns	
^t d(DSH-HYH)		Case 2: Memory accesses when DMAC is inactive [†]		10P+6		
		Case 3: Write accesses to HPIC register§		6P+6		
td(HCS-HRDY)	Delay time, HCS low/high to HRDY low/high			6	ns	
td(COH-HYH)	Delay time, CLKOUT high to HRDY high			9	ns	
td(COH-HTX)	Delay time, CLKOUT high to HINT change			6	ns	
td(COH-GPIO)	Delay time, CLKOUT high to HDx output change. HDx is configured as a general-purpose output			5	ns	

[†] DMAC stands for direct memory access controller (DMAC). The HPI8 shares the internal DMA bus with the DMAC, thus HPI8 access times are affected by DMAC activity.

[‡] The HRDY output is always high when the HCS input is high, regardless of DS timings.

[§] This timing applies when writing a one to the DSPINT bit or HINT bit of the HPIC register. All other writes to the HPIC occur asynchronously, and do not cause HRDY to be deasserted.




Figure 4–27. Using HDS to Control Accesses (HCS Always Low)




Figure 4–28. Using HCS to Control Accesses





Figure 4–29. HINT Timing



† GPIOx refers to HD0, HD1, HD2, ...HD7, when the HD bus is configured for general-purpose input/output (I/O).

Figure 4–30. GPIOx[†] Timings

4.14.2 **HPI16 Mode**

Table 4–34 and Table 4–35 assume testing over recommended operating conditions and P = 0.5 * processor clock (see Figure 4–31 through Figure 4–33). In the following tables, DS refers to the logical OR of HCS, HDS1, and HDS2, and HD refers to any of the HPI data bus pins (HD0, HD1, HD2, etc.). These timings are shown assuming that HDS is the signal controlling the transfer. See the TMS320C54x DSP Reference Set, Volume 5: Enhanced Peripherals (literature number SPRU302) for addition information.

Table 4-34. HPI16 Mode Timing Requirements

				5410A-120 5410A-160		UNIT		
				MIN	MIN MAX			
t _{su(HBV-DSL)}	Setup time, HR/W valid before D	S falling edge		6		ns		
th(DSL-HBV)	Hold time, HR/W valid after DS falling edge			5		ns		
tsu(HAV-DSH)	Setup time, address valid before DS rising edge (write)			5		ns		
tsu(HAV-DSL)	Setup time, address valid before DS falling edge (read)			-(4P - 6)		ns		
th(DSH-HAV)	Hold time, address valid after DS	S rising edge		1		ns		
tw(DSL)	Pulse duration, DS low			30		ns		
tw(DSH)	Pulse duration, DS high			10		ns		
	Cycle time, DS rising edge to next DS rising edge	Memory accesses with no DMA activity.	Reads	10P + 30				
			Writes	10P + 10		ns		
		Memory accesses with 16-bit DMA activity.	Reads	16P + 30				
[†] c(DSH-DSH)			Writes	16P + 10				
			Reads	24P + 30				
		Memory accesses with 32-bit DMA activity.	Writes	24P + 10	² + 10			
t _{su(HDV-DSH)W}	Setup time, HD valid before DS rising edge			8		ns		
th(DSH-HDV)W	Hold time, HD valid after DS rising edge, write			2		ns		

Table 4-35. HPI16 Mode Switching Characteristics

PARAMETER				5410A-120 5410A-160	UNIT	
I GNOWE LEW				MAX	7	
td(DSL-HDD)	Delay time, DS	low to HD driven	0	10	ns	
[†] d(DSL-HDV1)	Delay time, DS low to HD valid for first word of an HPI read	Case 1a: Memory accesses initiated immediately following a write when DMAC is active in 16-bit mode and t _{w(DSH)} was < 18H		32P+20 - t _W (DSH)		
		Case 1b: Memory accesses not immediately following a write when DMAC is active in 16-bit mode		16P + 20		
		Case 1c: Memory accesses initiated immediately following a write when DMAC is active in 32-bit mode and t _{W(DSH)} was < 26H		48P+20 - t _W (DSH)		
		Case 1d: Memory access not immediately following a write when DMAC is active in 32-bit mode		24P + 20	ns	
		Case 2a: Memory accesses initiated immediately following a write when DMAC is inactive and t _{w(DSH)} was < 10H		20P+20 - t _W (DSH)		
		Case 2b: Memory accesses not immediately following a write when DMAC is inactive		10P + 20		
[†] d(DSH-HYH)	Delay time, DS high to HRDY high	Memory writes when no DMA is active		10P + 5		
		Memory writes with one or more 16-bit DMA channels active		16P + 5	ns	
		Memory writes with one or more 32-bit DMA channels active		24P + 5		
t _{v(HYH-HDV)} Valid time, HD valid after HRDY high				7	ns	
h(DSHHDV)R Hold time, HD valid after DS rising edge, read			1	6	ns	
td(COH-HYH) Delay time, CLKOUT rising edge to HRDY high				5	ns	
t _{d(DSL-HYL)} Delay time, DS low to HRDY low				12	ns	
d(DSH-HYL)	Delay time, DS	high to HRDY low		12	ns	




Figure 4-31. Nonmultiplexed Read Timings




Figure 4-32. Nonmultiplexed Write Timings





Figure 4-33. HRDY Relative to CLKOUT

5 **Mechanical Data**


GGU (S-PBGA-N144) PLASTIC BALL GRID ARRAY PACKAGE 5.1



- NOTES: A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. MicroStar BGA™ configuration

Figure 5–1. TMS320VC5410A 144-Ball MicroStar BGA™ Plastic Ball Grid Array Package

5.2 PGE (S-PQFP-G144) PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-136

Figure 5-2. TMS320VC5410A 144-Pin Low-Profile Quad Flatpack (PGE)