CMOS 8-Bit Microcontroller


TMP86FS41F

The TMP86FS41F is a high-speed, high-performance 8-bit microcomputer built around the TLCS870/C Series core with built-in 60-Kbyte ROM and it is pin compatible with its mask ROM version, the TMP86CM41F. Writing programs in the built-in flash memory enables this microcomputer to perform the same operations as the TMP86CM41F. The built-in flash memory can be rewritten on-board (without removing it from the PCB) by a built-in boot program and it can also be rewritten by executing a user-made rewrite program on RAM.

| Part No. | Flash EEPROM | RAM | Package |
|------------|--------------|---------|--------------------|
| TMP86FS41F | 60 Kbyte | 2 Kbyte | P-QFP64-1414-0.80B |

Features

- ◆ 8-bit single chip microcomputer TLCS-870/C series
- Instruction execution time: $0.25 \mu s$ (at 16 MHz) $122 \mu s$ (at 32.768 kHz)
- ◆ 132 types & 731 basic instructions
- ◆ 21 interrupt sources (External: 6, Internal: 15)
- Input / Output ports (55 pins) High current output: 8 pins (typ. 20 mA)
- 16-bit timer counter: 2 ch
 - Timer, Event counter, Pulse width measurement, Programmable pulse Generator (PPG), External-triggered timer, Window modes
- 8-bit timer counter: 4 ch
 - Timer, Event counter, Pulse Width Modulation (PWM) output, Programmable Divider Output (PDO), PPG modes
- Time Base Timer (TBT)
- Divider output function
- Watchdog Timer
 - Interrupt source / reset output (programmable)



980910EBP1

- For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance/Handling Precautions
 TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor
- devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified
- damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.


 The products described in this document are subject to the foreign exchange and foreign trade laws.

 The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.


 The information contained herein is subject to change without notice.

- ♦ Serial interface
 - 8-bit SIO: 1ch
 - 8-bit UART: 1ch (IrDA output, selection of used pin)
- ◆ 10-bit successive approximation type AD converter
 - Analog input: 16 ch
- ♦ Key On Wake Up: 4 ch
- ◆ Dual clock operation
 - Single / Dual-clock mode
- ◆ Nine power saving operating modes
 - STOP mode: Oscillation stops. Battery / Capacitor back-up. Port output hold / High-impedance.
 - SLOW 1, 2 mode: Low power consumption operation using low-frequency clock (32.768 kHz)
 - IDLE 0 mode: CPU stops, and peripherals operate using high-frequency clock of Time-Base-Timer. Release by INTTBT interrupt.
 - IDLE 1 mode: CPU stops, and peripherals operate using high-frequency clock. Release by interrupts.
 - IDLE 2 mode: CPU stops, and peripherals operate using high and low frequency clock. Release by interrupts.
 - SLEEP 0 mode: CPU stops, and peripherals operate using low-frequency clock of Time-Base-Timer. Release by INTTBT interrupt.
 - SLEEP 1 mode: CPU stops, and peripherals operate using low-frequency clock. Release by interrupts.
 - SLEEP 2 mode: CPU stops, and peripherals operate using high and low frequency clock. Release by interrupts.
- ♦ Wide operating voltage: 4.5 to 5.5 V at 16 MHz/32.768 kHz

Pin Assignments (Top View)



Block Diagram



Pin Function

The TMP86FS41 has MCU mode and single boot mode.

(1) MCU Mode

This mode is the same as that of the TMP86CM41 except that TEST pin does not have a built-in pull-down resister. (Be sure to fix TEST pin at low level.)

(2) Single Boot Mode

The boot mode is set by fixing TEST pin at "H", P00 pin at "H", P10 pin at "H" and P11 pin at "H" respectively when RESET pin is set to "L". Setting RESET pin to "H" (releasing RESET) activates the built-in boot ROM and the flash memory is rewritten by serial transfer (UART).

| Pin Name | Input/Output | Fu | nction | Single Boot Mode |
|--|--|---|---|--------------------------------------|
| P00 P01 P02 P03 | · I/O | 4-bit I/O port. Each bit of these ports can be individually configured as an input or an output under software control. | _ | High level (Boot1) |
| P10 (INTO) P11 (INT1) P12 (INT2/TC1) P13 (DVO) | I/O (Input) | 8-bit I/O port with latch. Each bit of these ports can be individually configured as an input or an output under software control. When used as divider output. | External Interrupt input External Interrupt input External interrupt input Timer Divider output | Low level (Boot2) High level (Boot3) |
| P14 (PPG) P15 (TC2) P16 P17 | I/O (Input) | PPG output, the latch of used bit must be set to "1", and used bits are configured outputs. | PPG output Timer / Counter input - | |
| P20 (INT5 / STOP1) P21 (XTIN) | I/O (Input) | 3-bit I/O port with latch. When used as input port, external interrupt input, and STOP mode release signal input, the latch must be set to "1". | External interrupt input STOP mode release signal input Low Frequency Clock input | |
| P22 (XOUT) P30 (TC4/PWM4/PDO4) P31 (TC5/PWM5/PDO5) P32 (TC6/PWM6/PDO6) | I/O (Input / Output / Output) | 8-bit I/O port with latch. Each bit of these ports can be individually configured as an input or an output under software control. | Timer / Counter input PWM output PDO output | |
| P33 (SCK) P34 (SI) P35 (SO) P36 P37 | I/O (I/O) I/O (Input) I/O (Output) I/O | when used as Timer / Counter input, SI, used bits are configured inputs When used as PWM output, PDO output, and SO, used bits are configured outputs. | SIO input/output | |
| P40 P41 (RXD1) P42 (TXD1) P43 P44 (RXD2) P45 (TXD2) P46 (TC3 / INT3) | I/O I/O (Input) I/O (Output) I/O I/O (Input) I/O (Output) I/O (Output) | 8-bit I/O port with latch. Each bit of these ports can be individually configured as an input or an output under software control. When used as UART mode, the latch must be set to "1". When used as Open-Drain output, P4ODE and P4CR must be set to "1". | UART Data input UART Data output UART Data input UART Data input UART Data output Timer / Counter input External Interrupt input | Data input Data output |
| P47 (INT4) | , , , , | be set to "1". | External Interrupt input | |

| Pin Name | Input / Output | Fu | Single Boot Mode | |
|---|----------------|--|--|----------------------------|
| P50 P51 P52 P53 P54 P55 P56 P57 | l/O | 8-bit I/O port. Each bit of these ports can be individually configured as an input or output under software control. These ports are High current output ports, can be drive LED direct. | _ | |
| P60 (AIN0) P61 (AIN1) P62 (AIN2) P63 (AIN3) P64 (AIN4) P65 (AIN5) P66 (AIN6) P67 (AIN7) | I/O (Input) | 8-bit I/O port. Each bit of these ports can be individually configured as an input or output under software control. | AD Convertor analog inputs | |
| P70 (AIN8) P71 (AIN9) P72 (AIN10) P73 (AIN11) | I/O (Input) | 8-bit I/O port. Each bit of these ports can be individually configured as an | AD Convertor analog inputs | |
| P74 (AIN12/STOP2) P75 (AIN13/STOP3) P76 (AIN14/STOP4) P77 (AIN15/STOP5) | | input or output under software control. | AD Convertor analog input STOP mode release signal input | |
| TEST | Input | Test pin for out-going test. Be fixe | ed to Low. | Low level |
| RESET | I/O | Reset signal input or watchdog output. | timer output / address-trap-reset | Low → High level |
| XIN | Input | Resonator connecting pins for high | gh-frequency clock. For inputting ex | cternal clock. XIN is |
| XOUT | Output | used and XOUT is opened. | | |
| VSS VDD AVSS | Power Supply | 00 [V] (GND) +5.0 [V] 0.0 [V] (GND) | | 0.0 [V] (GND) + 5.0 [V] |
| AVDD | rower supply | + 5.0 [V] AD circuit power supply | | |
| VAREF | | Analog reference voltage inputs (I | High, Low) | |

Operational Description

The TMP86FS41 is a version of the TMP86CM41 incorporating flash memory in place of the built-in mask ROM. The configuration and functions of the TMP86FS41 is the same as those of the TMP86CM41 except that TEST pin does not have a built-in pull-down resister.

For functions not included herein, please refer to the data sheets of the TMP86CM41.

1. Operational Mode

The TMP86FS41 has MCU mode, single boot mode and user boot mode.

1.1 MCU Mode

The MCU mode is set by fixing TEST pin at "L" level.

Operations in the MCU mode are the same as those of the TMP86CM41.

(Because TEST pin does not have a pull-down register, it cannot be used in the released state.)

1.2 Single Boot Mode

The boot mode is set by fixing TEST pin at "H", P00 pin at "H", P10 pin at "L" and P11 pin at "H" respectively when RESET pin is fixed at "L". After release of reset, the built-in boot ROM program is activated and the built-in flash memory is rewritten by serial transfer (UART).


1.3 User Boot Mode

In this mode, rewriting is performed by running a user-made flash memory rewrite program on RAM. After transferring the rewrite program to RAM in the user program, set the address trap area to only the SFR area and then jump to the start address of the rewrite program on RAM. Running that rewrite program effects the rewrite of flash memory.

2. Program Memory

The TMP86FS41 has a $60K \times 8$ -bit (address 1000_H to FFFFH: MCU / Boot mode) of Flash memory.

2.1 Address map



3. Data memory

The TMP86FS41 has a built-in 2 Kbyte Data memory (static RAM; address 0040_{H} to $083F_{H}$)

4. Input / Output Circuit

(1) Control Pins

The control pins of the TMP86FS41 are same as these of TMP86CM41 except that the TEST pin dose not have a built-in Pull-down resister.

(2) I/O port

The I/O circuities of TMP86FS41 I/O ports are the same as those of TMP86CM41.

5. Single Boot Mode

5.1 Overview

The TMP86FS41 is provided with the single boot mode as an operational mode to perform on-board programming. In the single boot mode, a program written in the built-in boot ROM effects the rewrite of the built-in flash memory by serial transfer (UART). The built-in boot ROM is a mask ROM incorporating a program for performing the on-board rewrite of flash memory.

5.2 Mode Setting

In order to set the single boot mode, fix TEST pin at "H", P00 pin at "L", P10 pin at "L" and P11 pin at "H" respectively during the RESET operation (RESET pin = "L") and release RESET.




Figure 5.1 Single Boot Mode

When the single boot mode is activated, the built-in boot ROM program is executed and external commands are sent to the TMP86FS41 by serial transfer (UART) and the flash memory is rewritten. (Operation of the program will be described in detail later.)

5.3 Example of Connection for On-board Write

An example of connection for writing on-board in the single boot mode is shown below. Changing to the single boot mode is to be carried out on-board.




Figure 5.2 Example of Connection for On-board Write

86FS41-9 1999-12-28

5.4 Specifications of Built-in Boot ROM Program

Specifications of the built-in boot ROM program are shown below.

5.4.1 Outline of Built-in Boot ROM Program

- 1. Start executing the built-in boot ROM program.
- 2. UART receive (Initial setting: 9600 bps @ 16 MHz)
- 3. Wait to receive the matching data (5A).
- 4. After receiving 5A, echo it back.
- 5. Wait to receive the operation command data.
- 6. After receiving the operation command data, echo them back.
- 7. Perform operation according to the received operation command data.
- 8. After completing the operation, go back to waiting to receive the operation command data.

5.4.2 Initial Setting of UART Baud Rate

The setting of the UART baud rate immediately after the built-in boot program execution is as follows:

Baud rate: 9600 bps (fc = 16 MHz)

Data length: 8 bits Parity bit: none STOP bit: 1 bit

5.4.3 Operation Command Data


| Operation command data | Operation mode | Operation description |
|------------------------|----------------------|---|
| 30 _H | Rewrite flash memory | After erasing all the contents of the flash memory, write data in the specified address and then transmit the checksum. |
| 60 _H | RAM loader | Read the program in RAM and execute. Password required. |
| 90 _H | Calculate checksum | Calculate the checksum of the flash memory (1000 $_{ m H}$ to FFFF $_{ m H}$) |
| A0 _H | Change baud rate | Change the UART baud rate. (Refer to 5.4.4) |

5.4.4 Baud Rate Changing Data

Bit Data contents


| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|--|----------|---|---------------------------------|---------------------------------|---|----------|---|
| Select the ti eliminate no input | ···• | Stop bit | Select odd or even parity | Select addition to parity | Select transf | er clock | |
| 00: do not e 01: 31/fc 10: 63/fc 11: 127/fc | liminate | 0: 1 bit 1: 2 bits (transmit / send) | 0: odd 1: even | 0: with 1: withoug | 000: fc/13 001: fc/26 010: fc/52 011: fc/104 100: fc/208 101: fc/416 110: — 111: fc/96 | | |


5.4.5 Program Flowchart



To re-execute, set the single boot mode again.

TOSHIBA





1999-12-28

6. User Boot Mode

6.1 Overview

In the user boot mode, a user-made program is expanded on RAM and by executing that program the rewrite of the program is achieved on-board. Because this mode can only be used in the RAM area, interrupts cannot be used in the program.

6.2 Mode Setting

The user boot mode does not require setting of external pins.

The program is executed by transferring the program data to RAM and jumping to the execution start address of that program. Note that it is necessary to disable the address trap before jumping to the RAM address. It is also necessary to disable interrupts.




Figure 6.1 User Boot Mode

6.3 Description of Operation in User Mode

In the user mode, flash memory is accessed via a command register that is assigned to the DBR area. Erasing write/read of flash memory is performed by a JEDEC standard command. After typing in the command, write and erase will automatically be performed.

Command register

| Address High: | CADRH | (0F81 _H) | Write Only |
|------------------|----------------|----------------------|------------|
| Address Low: | CADRL | | Write Only |
| Write data: | CWDATA | | Write Only |
| Read data: | CRDATA | $(0F82_{H})$ | Read Only |
| Status monitor: | FSTATUS | (0F83 _H) | Read Only |
| Command register | :CCMD | $(0F83_{H})$ | Write Only |

To transmit command data:

- 1. Set the address (CADRH/L).
- 2. Set the data to be transmitted (CWDATA)
- 3. By setting the rewrite command in Command register (CCMD), data is transmitted to the flash memory. (The command sequence is transmitted to the flash memory by using this method.)
- * While the automatic algorithm is being executed, the RY/BY status is read into the DBR status register (0F32_H), FSTATUS. Verify that the write is completed before writing the next data.

| Command sequence | Cycle | 1 st bus write cycle 2 nd bus write cycle | | 3rd bus write cycle | | 4 th bus write cycle | | 5 th bus write cycle | | 6 th bus write cycle | | | |
|--------------------------------|-------|--|-----------------|---------------------|-----------------|----------------------|-----------------------|----------------------|-----------------------------------|----------------------|-----------------|-----------|-----------------|
| sequence | | address | data | address | data | address | data | address | data | address | data | address | data |
| Pood / Poset | 1 | ххххн | FO _H | _ | _ | | _ | _ | _ | | _ | _ | _ |
| Read / Reset | 3 | AAAAH | AAH | 5555 _H | 55 _H | AAAA | F0 _H | RA | RD | _ | - | _ | _ |
| Program | 3 | AAAAH | AAH | 5555 _H | 55 _H | AAAAH | A0 _H | PA | PD | - | _ | _ | _ |
| Chip erase | 6 | 6 AAAA _H | AH AAH | 5555 _H | 55 _H | AAAAH | 80 _H | AAAAH AAH | 5555 _H 55 _H | ААААн | 10 _H | | |
| Sector erase | 6 | AAAAH | AA _H | 5555 _H | 55 _H | AAAAH | 80 _H | AAAAH | AA _H | 5555 _H | 55 _H | SA | 30 _H |
| Sector erase temporary stop | | Input of ADDr(Add. = "H" or "L") and Data(B0 _H) temporarily stops erase operation in sector erase. | | | | | | | | | | | |
| | | Input of | | \dd. = "H" | or "L" |) and Data | a(30 _H) i | resumes e | ase op | eration af | ter tem | porary se | ctor |

Table 6.1 Command sequence

erase stop.


^{*}RA: Read Address、RD: Read Data

^{*}PA: Program Address、PD: Program Data

^{*}SA: Erase Address (Select sectors by combination of A15,14,13,12)

6.4 Flash Memory Control Registers

• Flash memory setting address




Address: SFR 0F80_H

Address: SFR 0F81_H

| A151 | to A0 | Addresses set by Flash ROM | Write | |
|------|-------|----------------------------|--------|---|
| | | | ****** | Ĺ |


• Flash memory write data



Address: SFR 0F82_H

| CWD7 to CWD0 Flash ROM write data | Write | |
|-----------------------------------|-------|--|
|-----------------------------------|-------|--|


• Flash memory read data



Address: SFR 0F82_H

| CRD7 to CRD0 | Flash ROM read data | Read |
|--------------|---------------------|------|
| | | |

• Executing setting to flash memory (Command register)



Address: DBR 0F83_H

| CCMD | Execute data setting to Flash | 0: execute data read from Flash ROM | Write |
|------|-------------------------------|-------------------------------------|-------|
| | ROM | 1: execute data write to Flash ROM | |

• RY/BY pin monitor (Status monitor)

Address: DBR 0F83_H

| RYBY | bus READY or BUSY | 0: 1: | BUSY READY | Read | 1 |
|------|-------------------|----------|---------------|------|---|
| | | | | i | ł |

• Example of Write Program

An example of a 1-byte write program is shown below.

* Example program (to write 66H in 1000H)

```
LD
              IIL, 0F80H
                                   Address setting adderss
       LDW (HL), AAAAH ;
                                   Address (AAAAH)
       LD
              (0F82_H), AA_H; Data (AA_H)
       LD
              (0F83_{\rm H}), 01_{\rm H};
                                   Execute write
       LDW (HL), 5555<sub>H</sub>
                                   Address (5555H)
       LD
              (0F82_{\rm H}), 55_{\rm H}; Data (55_{\rm H})
       LD
              (0F83<sub>H</sub>), 01<sub>H</sub>; Execute write
       LDW (HL), AAAAH ; Address (AAAAH)
       LD
              (0F82_{\rm H}), A0_{\rm H};
                                   Data (A0<sub>H</sub>)
       LD
              (0F83_{\rm H}), 01_{\rm H};
                                   Execute write
       LDW (HL), 1000<sub>H</sub>
                                   Write address (1000H)
       LD
                                   Write data (A0H)
              (0F82_{\rm H}), 66_{\rm H}
       LD
                                   Execute write
              (0F83_{\rm H}), 01_{\rm H}
LOOPW:
                                  Wait for write complete status
       TEST (0F83<sub>H</sub>).0
                               ; JF?(x).b(0:BUSY, 1:READY)
      JRS T, LOOPW
                               : if JF = 1 then PC?PC + d
```

Example of Read Program

An example of a 1-byte read program is shown below.

* Example program (read data in 1000H into A register)

```
LOOPR1:
                            Check to see if it is not busy
TEST (0F83<sub>H</sub>).0
                            JF? (x).b (0: BUSY, 1: READY)
JRS T, LOOPR1
                        ; if JF = 1 then PC?PC + d
LD
       HL, 0F80H
                        ; Address setting address
LDW (HL), AAAAH ; Address (AAAAH)
LD
       (0F82<sub>H</sub>), AA<sub>H</sub>; Data (AA<sub>H</sub>)
LD
       (0F83<sub>H</sub>), 01<sub>H</sub>; Execute write
LDW (HL), 5555H
                           Address (5555H)
LD
       (0F82_{\rm H}), 55_{\rm H}; Data (55_{\rm H})
LD
       (0F83H), 01H; Execute write
LDW (HL), AAAAH; Address (AAAAH)
LD
       (0F82_{\rm H}), F0_{\rm H};
                           Data (F0<sub>H</sub>)
LD
       (0F83_{\rm H}), 01_{\rm H} ;
                           Execute write
LDW (HL), 1000_{\rm H}
                        ; Read address (1000<sub>H</sub>)
_{
m LD}
      (0F83_{\rm H}), 00_{\rm H}; Execute read
LDA, (0F82_H)
                        ; Read data (address 1000H)
```

Electrical Characteristics

Absolute Maximum Ratings (Vss = 0 V)

| Parameter | Symbol | Pins | Ratings | Unit |
|---------------------------------|---------------------|---------------------------------|--------------------------------|------|
| Supply Voltage | V_{DD} | | - 0.3 to 6.5 | |
| Input Voltage | VIN | | - 0.3 to V _{DD} + 0.3 | v |
| Output Voltage | V _{OUT} | | - 0.3 to V _{DD} + 0.3 | |
| | l _{OUT1} | P0, P1, P3, P4, P5, P6, P7 Port | - 3.2 | |
| Output Current (Per 1 pin) | l _{OUT2} | P0, P1, P2, P3, P4, P6, P7 Port | 3.2 | |
| | l _{OUT3} | P5 Port | 30 | mA |
| Output Gurant (Total) | ΣI_{OUT1} | P0, P1, P2, P3, P4, P6, P7 Port | 80 | |
| Output Current (Total) | Σ l _{OUT2} | P5 Port | 120 | |
| Power Dissipation (Topr = 70°C) | PD | | 700 | mW · |
| Soldering Temperature (time) | Tsld | | 260 (10 s) | |
| Storage Temperature | Tstg | | - 55 to 125 | °C |
| Operating Temperature | Topr | | - 20 to 70 | |

Note: The absolute maximum ratings are rated values which must not be exceeded during operation, even for an instant.

Any one of the ratings must not be exceeded. If any absolute maximum rating is exceeded, a device may break down or its performance may be degraded, causing it to catch fire or explode resulting in injury to the user. Thus, when designing products which include this device, ensure that no absolute maximum rating value will ever be exceeded.

Recommended Operating Condition

 $(V_{SS} = 0 \text{ V, Topr} = -20 \text{ to } 70^{\circ}\text{C})$

| Parameter | Symbol | Pins | Condition | Min | Max | Unit |
|------------------|------------------|------------------------------|---|------------------------|------------------------|------|
| Supply Voltage | V _{DD} | | fc = 1 to 16 MHz fs = 32 768 kHz (NORMAL1,2 mode IDLE 0,1,2 mode SLEEP 0,1,2 mode SLOW1,2 mode STOP mode) | 4.5 | 5.5 | v |
| Input high Level | V _{IH1} | Except Hysterisis, TTL input | V >45V | V _{DD} × 0.70 | | |
| | V _{IH2} | Hysteresis input | V _{DD} ≧ 4.5 V | V _{DD} × 0.75 | V _{DD} | |
| Input low Level | V _{IL1} | Except Hysterisis, TTL input | V _{DD} ≧ 4.5 V | o | V _{DD} × 0.30 | |
| | V _{IL2} | Hysteresis input | V _{DD} ≤ 4.5 V | | V _{DD} x 0.25 | |
| Clock Frequency | fc | XIN, XOUT | | 1.0 | 16.0 | MHz |
| | fs | XTIN, XTOUT | | 30.0 | 34.0 | kHz |

Note: The recommended operating conditions for a device are operating conditions under which it can be guaranteed that the device will operate as specified. If the device is used under operating conditions other than the recommended operating conditions (supply voltage, operating temperature range, specified AC/DC values etc.), malfunction may occur. Thus, when designing products which include this device, ensure that the recommended operating conditions for the device are always adhered to.

D.C. Characteristics

 $(V_{SS} = 0 \text{ V}, \text{ Topr} = -20 \text{ to } 70^{\circ}\text{C})$

| Parameter | Symbol | Pins | Condition | Min | Тур. | Max | Unit | |
|---|------------------|----------------------------------|---|----------|------|------|------|--|
| Hysteresis Voltage | V _{HS} | Hysteresis inputs | | <u> </u> | 0.9 | _ | V | |
| Input Current | l _{IN1} | TEST | | | _ | ±2 | μΑ | |
| | I _{IN2} | Sink Open Drain, Tri-st Port | V _{DD} = 5.5 V V _{IN} = 5.5 V / 0 V | - | | | | |
| | l _{IN3} | RESET | | | | | | |
| Input Resistance | R _{IN} | RESET | | 100 | 220 | 450 | kΩ | |
| Osec. Feedback | Rfx | XIN-XOUT | | _ | 1.2 | _ | МΩ | |
| Resistance Output Leakage | Rfxt | XTIN-XTOUT | | _ | 6 | _ | | |
| Output Leakage | l _{LO1} | Sink Open Drain Port | V _{DD} = 5.5 V, V _{OUT} = 5.5 V | _ | - | 2 | μΑ | |
| Current | I _{LO2} | Tri-st Port | V _{DD} = 5.5 V, V _{OUT} = 5.5 V/0V | _ | - | ± 2 | | |
| Output High Voltage | V _{OH} | Tri-st Port | $V_{DD} = 4.5 \text{ V}, I_{OH} = -0.7 \text{ mA}$ | 4.1 | - | _ | ٧ | |
| Output Low Voltage | VOH3 | P5 | V _{DD} = 4.5 V, I _{OL} = 1.6 mA | _ | _ | 0.4 | ν | |
| Resistance Output Leakage Current Output High Voltage | I _{OL1} | Except P5 | $V_{DD} = 4.5 \text{ V, } V_{OL} = 0.4 \text{ V}$ | _ | 1.6 | _ | | |
| | lol3 | P5 (High Current Output port) | $V_{DD} = 4.5 \text{ V}, V_{OL} = 1.0 \text{ V}$ | _ | 20 | _ | mA | |
| | | | $V_{DD} = 5.5 \text{ V}$ $V_{IN} = 5.3 \text{ V} / 0.2 \text{ V}$ | - | 30 | 40 | mA | |
| | | | fc = 16 MHz fs = 32.768 kHz | - | 9 | 13 | mΑ | |
| | I _{DD} | | V _{DD} = 5.5 V V _{IN} = 5.3 V / 0.2 V fs = 32.768 kHz | - | 11 | 16.5 | mA | |
| Supply Current in SLEEP 0, 1 mode | | | | _ | 28 | 55 | μΑ | |
| Supply Current in STOP mode | ». | | $V_{DD} = 5.5 \text{ V}$ $V_{IN} = 5.3 \text{ V} / 0.2 \text{ V}$ | - | 200 | 400 | μΑ | |

Note 1: Typical values show those at Topr = 25°C, V_{DD} = 5 V

Note 2: Input current (I_{IN1}, I_{IN4}); The current through pull-up or pull-down resistor is not included.

AD Conversion Characteristics

 $(V_{SS} = 0 \text{ V, Topr} = -20 \text{ to } 70^{\circ}\text{C})$

| Parameter | Symbol | Condition | Min | Тур. | Max | Unit |
|--|-------------------|--|-----------------------|------------------------------------|-----------------|------|
| Analog Reference Voltage Analog Reference Voltage Range Analog Input Voltage Power Supply Current of Analog Reference Voltage Non linearity Error Zero Point Error Full Scale Error | V _{AREF} | | V _{DD} - 1.5 | _ | V _{DD} | |
| | A _{VDD} | | | V _{DD} V _{SS} | | |
| | Avss | | | | | |
| | ΔV_{AREF} | VAREF - AVSS | 2.5 | - | - | ٧ |
| Analog Input Voltage | VAIN | | V _{SS} | - | VAREF | V |
| of Analog Reference | I _{REF} | $V_{DD} = A_{VDD} = V_{AREF} = 5.5 \text{ V}$ $VSS = A_{VSS} = 0.0 \text{ V}$ | _ | 0.6 | 1.0 | mA |
| Non linearity Error | | V 454-55V | - | _ | ± 2 | |
| Zero Point Error | | $V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$ $V_{SS} = 0.0 \text{ V}$ | _ | _ | ± 2 | |
| Full Scale Error | | A _{VDD} = V _{AREF} = VDD | _ | - | ± 2 | LSB |
| Total Error | <u> </u> | $A_{VSS} = 0.0 V$ | _ | _ | ±4 | 1 |

Note 1: Total errors includes all errors, except quantization error.

Note 2: Conversion time is different in recommended value by power supply voltage.

About conversion time, please refer to "2.10.2 Register Framing".

Note 3: Please use input voltage to AIN input Pin in limit of V_{AREF} - V_{SS}.

When voltage of range outside is input, conversion value becomes unsettled and gives affect to other channel conversion value.