- 1048576 By 8 Bits Organization . . . 524288 By 16 Bits
- Array-Blocking Architecture
 - Two 8K-Byte/4K-Word Parameter Blocks
 - One 96K-Byte/48K-Word Main Block
 - Seven 128K-Byte/64K-Word Main Blocks
 - One 16K-Byte/8K-Word Protected Boot Block
 - Top or Bottom Boot Locations
- All Inputs/Outputs TTL-Compatible
- **Maximum Access/Minimum Cycle Time**

	5-V V _{CC}	3-V V _{CC}
'28F008Axy70	70 ns	100 ns
'28F008Axy80	80 ns	120 ns
'28F800Axy70	70 ns	100 ns
'28F800Axy80	80 ns	120 ns
(See Table 1 for V	CC/VPP Vo	oltage
Configuration)		

- 100000- and 10000-Program/Erase Cycle **Versions**
- **Three Temperature Ranges**
 - Commercial . . . 0°C to 70°C
 - Extended . . . 40°C to 85°C
 - Automotive . . . 40°C to 125°C
- **Embedded Program/Erase Algorithms**
- - Automated Byte Programming
 - Automated Word Programming
 - Automated Block Erase
 - Erase Suspend/Erase Resume
- **Automatic Power-Saving Mode**
- **JEDEC Standards Compatible**
 - Compatible With JEDEC Byte/Word **Pinouts**
 - Compatible With JEDEC EEPROM **Command Set**
- **Fully Automated On-Chip Erase and Byte/Word Program Operations**

- **Package Options**
 - 44-Pin Plastic Small-Outline Package (PSOP) (DBJ Suffix)
 - 40-Pin Thin Small-Outline Package (TSOP) (DCD Suffix)
 - 48-Pin TSOP (DCD Suffix)
 - 48-Ball Micro Ball Grid Array (μBGA™) available
- Low Power Dissipation ($V_{CC} = 5.5 \text{ V}$)
 - Active Write . . . 330 mW (Byte Write)
 - Active Read . . . 220 mW (Byte Read)
 - Active Write . . . 330 mW (Word Write)
 - Active Read . . . 275 mW (Word Read)
 - Block Erase . . . 330 mW
 - Standby . . . 0.55 mW (CMOS-Input Levels)
 - Deep Power-Down Mode . . . 0.044 mW
- Write-Protection for Boot Block
- **Industry Standard Command-State Machine** (CSM)
 - Erase Suspend/Resume
 - Algorithm-Selection Identifier
- Flexible V_{PP}/Supply Voltage Combination

	PIN NOMENCLATURE
A0-A18 A0-A19 BYTE DQ0-DQ14 DQ15/A-1 CE OE NC RP VCC VPP VSS WE WP	Address Inputs Address Inputs (for 40-pin TSOP only) Byte Enable Data In/Out Data In/Out (word-wide mode), Low-Order Address (byte-wide mode) Chip Enable Output Enable No Internal Connection Reset/Deep Power Down Power Supply Power Supply for Program/Erase Ground Write Enable Write Protect (for 40-pin and 48-pin TSOP only)



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

μBGA is a trademark of Tessera, Inc.



SMJS851A - NOVEMBER 1997 - REVISED MARCH 1998

Table of	Contents
description	Contents read operations 18 programming operations 19 erase operations 19 automatic power-saving mode 20 reset/deep power-down mode 20 absolute maximum ratings 25 recommended operating conditions 27 word/byte typical write and block-erase performance 27 electrical characteristics 28 power-up and reset switching characteristics for TMS28F008ASy or 'AEy and TMS28F800ASy or 'AEy 30 power-up and reset switching characteristics for TMS28F800AVy or 'ALy TMS28F800AVy or 'ALy 34 power-up and reset switching characteristics for TMS28F008AZy and TMS28F800AZy 37 Parameter Measurement Information 40 mechanical data DBJ (R-PDSO-G44) 48
clear status register	mechanical data DCD (R-PDSO-G**)

description

The TMS28F800Axy is a 8388608-bit, boot-block flash memory that can be electrically block-erased and reprogrammed. The TMS28F800Axy is organized in a blocked architecture consisting of:

- One 16K-byte/8K-word protected boot block
- Two 8K-byte/4K-word parameter blocks
- One 96K-byte/48K-word main block
- Seven 128K-byte/64K-word main blocks

The device can be ordered in four different voltage configurations (see Table 1). Operation as a 1024K-byte (8-bit) or a 512K-word (16-bit) organization is user-definable.

Embedded program and block-erase functions are fully automated by the on-chip write-state machine (WSM), simplifying these operations and relieving the system microcontroller of these secondary tasks. WSM status can be monitored by an on-chip status register to determine progress of program/erase tasks. The device features user-selectable block erasure.

The TMS28F800AEy configuration allows the user to perform memory reads using 2.7–3.6-V V_{CC} and 5-V V_{CC} for optimum power consumption. Erasing or programming the device can be accomplished with $V_{PP}=3$ V, 5 V, or 12-V. This configuration is offered in the commercial temperature range (0°C to 70°C) and the extended temperature range (–40°C to 85°C). Also, TMS28F800ASy offers $V_{CC}=3-3.6$ V and $V_{CC}=5$ V for optimum power consumption. The TMS28F800ALy configuration allows performance of memory reads using $V_{CC}=3.0-3.6$ V for optimum power consumption. The TMS28F800AVy configuration allows performance of memory reads using $V_{CC}=2.7-3.6$ V for optimum power consumption.


The TMS28F800AZy configuration offers a 5-V memory read with a 3-V/5-V/12-V program and erase. This configuration is offered in three temperature ranges: 0° C to 70° C, -40° C to 85° C, -40° C to 125° C.

The TMS28F800Axy is offered in a 44-pin plastic small-outline package (PSOP) and a 48-pin thin small-outline package (TSOP) organized as 16-bit or 8-bit.


The TMS28F008 is functionally equivalent to the 'F800 except that it is organized only as a 8-bit configuration, and it is offered only in a 40-pin TSOP.



TMS28F800Axy 44-PIN PSOP (DBJ) (TOP VIEW)




TMS28F800Axy 48-PIN TSOP (DCD) (TOP VIEW)




SMJS851A - NOVEMBER 1997 - REVISED MARCH 1998


TMS28F008Axy 40-PIN TSOP (DCD) (TOP VIEW)



TMS28F800Axy 48-BALL μBGA (TOP VIEW)



device symbol nomenclature




NOTE A: V_{CC} and V_{PP} are nominal unless otherwise stated.

Table 1. V_{CC}/V_{PP} Voltage Configurations


DEVICE CONFIGURATION	READ VOLTAGE (V _{CC})	PROGRAM/ERASE VOLTAGE (VPP)
TMS28F800AEy	2.7 V to 3.6 V/5 V ± 10 %	3 V/5 V \pm 10% or 12 V \pm 5%
TMS28F800AZy	5 V ± 10 %	3 V/5 V ± 10% or 12 V ± 5 %
TMS28F008AEy	2.7 V to 3.6 V/5 V ± 10 %	3 V/5 V \pm 10% or 12 V \pm 5%
TMS28F008AZy	5 V ± 10 %	3 V/5 V \pm 10% or 12 V \pm 5%
TMS28F800ASy	3.3 V/5 V ± 10 %	3 V/5 V \pm 10% or 12 V \pm 5%
TMS28F008ASy	3.3 V/5 V ± 10 %	3 V/5 V \pm 10% or 12 V \pm 5%
TMS28F800AVy	2.7 V to 3.6 V	3 V/5 V \pm 10% or 12 V \pm 5%
TMS28F008AVy	2.7 V to 3.6 V	3 V/5 V \pm 10% or 12 V \pm 5%
TMS28F800ALy	3.3 V ± 10 %	3 V/5 V \pm 10% or 12 V \pm 5%
TMS28F008ALy	3.3 V± 10 %	3 V/5 V \pm 10% or 12 V \pm 5%

logic symbol for the TMS28F008Axy 40-pin package†




[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DCD package.

logic symbol for TMS28F800Axy 44-pin package†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DBJ package.


logic symbol for TMS28F800Axy 48-pin package†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DCD package.



functional block diagram



SMJS851A - NOVEMBER 1997 - REVISED MARCH 1998

architecture

The TMS28F008Axy and TMS28F800Axy use a blocked architecture to allow independent erasure of selected memory blocks. The block to be erased is selected by using any valid address within that block.

block memory maps ('28F800Axy 16-bit configuration)


The TMS28F800Axy is available with the block architecture mapped in either of two configurations: the boot block located at the top or at the bottom of the memory array, as required by different microprocessors. The TMS28F800AxB (bottom boot block) is mapped with the 8K-word boot block located at the low-order address range (00000h to 01FFFh). The TMS28F800AxT (top boot block) is inverted with respect to the TMS28F800AxB with the boot block located at the high-order address range (7E000h to 7FFFFh). Both of these address ranges are for word-wide mode. Figure 1 and Figure 2 show the memory maps for these configurations.

block memory maps ('28F008Axy and '28F800Axy 8-bit configuration)

The TMS28F008Axy and TMS28F800Axy are available with the block architecture mapped in either of two configurations: the boot block located at the top (e.g., TMS28F008AxT) or at the bottom (e.g., TMS28F008AxB) of the memory array, as required by different microprocessors. The '28F008AxB and '28F800AxB (8-bit) are mapped with 16K-byte boot block located at the low-order address range (00000h to 03FFFh). The TMS28F008AxT and TMS28F800AxT (8-bit) are inverted with respect to the TMS28F008AxB models with the boot block located at the higher-order address range (FC000h to FFFFFh).




block memory maps (continued)



NOTE A: '28F008Axy is offered in a 40-pin TSOP package, 8-bit configuration only, and A0 is the LSB address.

Figure 1. TMS28F008AxT and TMS28F800AxT (Top Boot Block) Memory Map

block memory maps (continued)



NOTE A: '28F008Axy is offered in a 40-pin TSOP package, 8-bit configuration only, and A0 is LSB adddress.

Figure 2. TMS28F008AxB and TMS28F800AxB (Bottom Boot Block) Memory Map

boot-block data protection

The 16K-byte boot block can be used to store key system data that is seldom changed in normal operation. Data in this block can be secured by using different combinations of the reset/deep power-down pin (\overline{RP}) , the write protect pin (\overline{WP}) and V_{PP} supply levels. Table 2 provides a list of these combinations.

parameter block

Two parameter blocks of 8K bytes each can be used like a scratch pad to store frequently updated data. Alternatively, the parameter blocks can be used for additional boot- or main-block data. If a parameter block is used to store additional boot-block data, caution must be exercised because the parameter block does not have the boot-block data-protection safety feature.

main block

Primary memory on the TMS28F800Axy is located in eight main blocks. Seven of the blocks have storage capacity for 128K bytes and the eighth block has storage capacity for 96K bytes.



data protection

Data is secured or unsecured by using different combinations of the reset/deep power-down pin (\overline{RP}) , the write protect pin (\overline{WP}) and V_{PP} supply levels. See to Table 2 for a listing of these combinations.

There are two configurations to secure the entire memory against inadvertant alteration of data. The V_{PP} supply pin can be held below the V_{PP} lock-out voltage level (V_{PPLK}) or the \overline{RP} can be pulled to a logic-low level. If \overline{RP} is held low, the device resets, which means it powers down and, therefore, cannot be read. Typically, this pin is tied to the system reset for additional protection during system power up.

The boot-block sector has an additional security feature through the \overline{WP} pin. When the \overline{RP} pin is at a logic-high level, the \overline{WP} pin controls whether the boot-block sector is protected. When \overline{WP} is held at the logic-low level, the boot block is protected. When \overline{WP} is held at the logic-high level, the boot block is unprotected along with the rest of the other sectors. Alternatively, the entire memory can be unprotected by pulling the \overline{RP} pin to V_{HH} (12 V).

DATA PROTECTION PROVIDED \overline{RP} WP V_{PP} All blocks locked ≤ VPPLK Χ Χ All blocks locked (reset) ≥ VPPLK V_{IL} Χ All blocks unlocked ≥ Vppi k ۷нн Χ Only boot block locked ≥ VPPLK V_{IH} V_{IL} All blocks unlocked VIH≥ VPPLK ۷ін

Table 2. Data-Protection Combinations (see Note 1)

NOTE 1: For TMS28F008AZy and TMS28F800AZy (12-V V_{PP}) products, the WP pin is disabled and can be left floating. To unlock blocks, RP must be at V_{HH}.

command-state machine (CSM)

Commands are issued to the CSM using standard microprocessor write timings. The CSM acts as an interface between the external microprocessor and the internal WSM. Table 1 lists the CSM codes and device modes, and Table 4 lists the data for the bus cycle. When a program or erase command is issued to the CSM, the WSM controls the internal sequences and the CSM responds only to status reads. After the WSM completes its task, the WSM status bit (SB7) is set to a 1, allowing the CSM to respond to the full command set again.

operation

Device operations are selected by entering standard JEDEC 8-bit command codes with conventional microprocessor timing into an on-chip CSM through I/O pins DQ0–DQ7. When the device is powered up, internal reset circuitry initializes the chip to a read-array mode of operation. Changing the mode of operation requires that a command code be entered into the CSM. Table 1 lists the CSM codes for all modes of operation.

The on-chip status register allows the progress of various operations to be monitored. The status register is interrogated by entering a read-status-register command into the CSM (cycle 1) and reading the register data on I/O pins DQ0–DQ7 (cycle 2). Status-register bits SB0 through SB7 correspond to DQ0 through DQ7.

operation (continued)

Table 3. CSM Codes for Device-Mode Selection

COMMAND CODE ON DQ0-DQ7†	DEVICE MODE
00h	Invalid/Reserved
10h	Alternate Program Setup
20h	Block-Erase Setup
40h	Program Setup
50h	Clear Status Register
70h	Read Status Register
90h	Algorithm Selection
B0h	Erase-Suspend
D0h	Erase-Resume/Block-Erase Confirm
FFh	Read Array

[†] DQ0 is the least significant bit. DQ8–DQ15 can be any valid 2-state level.

command definition

Once a specific command code has been entered, the WSM executes an internal algorithm generating the necessary timing signals to program, erase, and verify data. See Table 4 for the CSM command definitions and data for each of the bus cycles.

Table 4. Command Definitions

	BUS	FIRS	T BUS CYCL	.E	SECOND BUS CYCLE					
COMMAND	CYCLES REQUIRED	OPERATION	ADDRESS	DATA INPUT	OPERATION	ADDRESS	DATA IN/OUT			
		Read Op	perations							
Read Array	1	Write	Х	FFh	Read	Х	Data Out			
Read Algorithm-Selection Code	3	Write	Х	90h	Read	A0	M/D			
Read Status Register	2	Write	Х	70h	Read	Х	SRB			
Clear Status Register	1	Write	Х	50h						
		Progra	m Mode							
Program Setup/Program (byte/word)	2	Write	PA	40h or 10h	Write	PA	PD			
	Erase Operations									
Block-Erase Setup/ Block-Erase Confirm	2	Write	BEA	20h	Write	BEA	D0h			
Erase Suspend/ Erase Resume	2	Write	Х	B0h	Write	Х	D0h			

Legend:

BEA Block-erase address. Any address selected within a block selects that block for erase.

M/D Manufacturer-equivalent/device-equivalent code

PA Address to be programmed PD Data to be programmed at PA

SRB Status-register data byte that can be found on DQ0-DQ7

X Don't care



status register

The status register can be used to determine whether the state of a program/erase operation is pending or complete. The status register is monitored by writing a read-status command to the CSM and reading the resulting status code on I/O pins DQ0–DQ7. This is valid for operations in either the byte-wide or word-wide mode. When writing to the CSM in word-wide mode, the high-order I/O pins (DQ8–DQ15) can be set to any valid 2-state level. When reading the status bits during a word-wide read operation, the high-order I/O pins (DQ8–DQ15) are set to 00h internally, so the user needs to interpret only the low-order I/O pins (D0–DQ7).

After a read-status command has been given, the data appearing on DQ0–DQ7 remains as status register data until a new command is issued to the CSM. To return the device to other modes of operation, a new command must be issued to the CSM.

Register data is updated on the falling edge of \overline{OE} or \overline{CE} . The latest falling edge of either of these two signals updates the latch within a given read cycle. Latching the data prevents errors from occurring should the register input change during a status-register read. To ensure that the status-register output contains updated status data, \overline{CE} or \overline{OE} must be toggled for each subsequent status read.

The status register provides the internal state of the WSM to the external microprocessor. During periods when the WSM is active, the status register can be polled to determine the WSM status. Table 5 defines the status-register bits and their functions.

Table 5. Status-Register Bit Definitions and Functions

STATUS BIT	FUNCTION	DATA	COMMENTS
SB7	Write-state-machine status (WSMS)	1 = Ready 0 = Busy	If SB7 = 0 (busy), the WSM has not completed an erase or programming operation. If SB7 = 1 (ready), other polling operations can be performed. Until this occurs, the other status bits are not valid. If the WSM status bit shows busy (0), the user must toggle $\overline{\text{CE}}$ or $\overline{\text{OE}}$ periodically to determine when the WSM has completed an operation (SB7 = 1) since SB7 is not updated automatically at the completion of a WSM task.
SB6	Erase-suspend status (ESS)	1 = Erase suspended 0 = Erase in progress or completed	When an erase-suspend command is issued, the WSM halts execution and sets the ESS bit high (SB6 = 1), indicating that the erase operation has been suspended. The WSMS bit also is set high (SB7 = 1), indicating that the erase-suspend operation has been completed successfully. The ESS bit remains at a logic-high level until an erase-resume command is input to the CSM (code D0h).
SB5	Erase status (ES)	1 = Block-erase error 0 = Block-erase good	SB5 = 0 indicates that a successful block erasure has occurred. SB5 = 1 indicates that an erase error has occurred. In this case, the WSM has completed the maximum allowed erase pulses determined by the internal algorithm, but this was insufficient to erase the device completely.
SB4	Program status (PS)	1 = Byte/word-program error 0 = Byte/word-program good	SB4 = 0 indicates successful programming has occurred at the addressed block location. SB4 = 1 indicates that the WSM was unable to program the addressed block location correctly.
SB3	Vpp status (VPPS)	1 = Program abort: Vpp range error 0 = Vpp good	SB3 provides information on the status of Vpp during programming. If Vpp is lower than VppL after a program or erase command has been issued, SB3 is set to a 1, indicating that the programming operation is aborted. If Vpp is between VppH and VppL, SB3 is not set.
SB2- SB0	Reserved		These bits must be masked out when reading the status register.

byte-wide or word-wide mode selection

The memory array is divided into two parts: an upper-half that outputs data through I/O pins DQ8–DQ15, and a lower-half that outputs data through DQ0–DQ7. Device operation in either byte-wide or word-wide mode is user-selectable and is determined by the logic state of BYTE. When BYTE is at a logic-high level, the device is in the word-wide mode and data is written to, or read from, I/O pins DQ0–DQ15. When BYTE is at a logic-low level, the device is in the byte-wide mode and data is written to or read from I/O pins DQ0–DQ7. In the byte-wide mode, I/O pins DQ8–DQ14 are placed in the high-impedance state and DQ15/A_1 becomes the low-order address pin and selects either the upper- or lower-half of the array. Array data from the upper half (DQ8–DQ15) and the lower half (DQ0–DQ7) are multiplexed to appear on DQ0–DQ7. Table 6 and Table 7 summarize operations for word-wide mode and byte-wide mode, respectively. Table 8 summarizes the operation for '28F008Axy.

Table 6. Operation Modes for Word-Wide Mode (BYTE = V_{IH}) ('28F800Axy) (see Note 2)

MODE	WP	CE	ŌĒ	RP	WE	A9	A0	V _{PP}	DQ0-DQ15
Read	Х	VIL	V _{IL}	VIH	VIH	Х	Х	Х	Data out
	Х	V _{IL}	V _{IL}	VIH	VIH	VID	VIL	Х	Manufacturer-equivalent code 0089h
Algorithm-selection mode	Х	\/	V	V	V	\/.=	\/	X	Device-equivalent code 889Ch (top boot block)
	^	VIL	VIL	VIH	VIH	VID	VIH	_ ^	Device-equivalent code 889Dh (bottom boot block)
Output disable	Х	VIL	VIH	VIH	VIH	Х	Х	Х	Hi-Z
Standby	Х	V _{IH}	Х	V _{IH}	Х	Х	Х	Х	Hi-Z
Reset/deep power down	Х	Х	Х	V_{IL}	Х	Х	Х	Х	Hi-Z
Write (see Note 3)	V _{IL} or VIH	V _{IL}	VIH	V _{IH} or VHH	VIL	Х	Х	V _{PPL} or V _{PPH}	Data in

Table 7. Operation Modes for Byte-Wide Mode ($\overline{BYTE} = V_{IL}$) ('28F800Axy) (see Note 2)

MODE	WP	CE	OE	RP	WE	A9	A0	Vpp	DQ15/A_1	DQ8-DQ14	DQ0-DQ7
Read lower byte	Х	V _{IL}	V _{IL}	VIH	VIH	Х	Х	Х	V _{IL}	Hi-Z	Data out
Read upper byte	Х	V _{IL}	٧ _{IL}	٧ıH	٧ıH	Х	Х	Х	VIH	Hi-Z	Data out
	Х	VIL	VIL	VIH	VIH	VID	VIL	Х	Х	Hi-Z	Manufacturer-equivalent code 89h
Algorithm-selection mode	_	V	\/	V	V	V	V	Х	×	11: 7	Device-equivalent code 9Ch (top boot block)
	Х	V _{IL}	V _{IL}	VIH	VIH	VID	VIH	^	^	Hi-Z	Device-equivalent code 9Dh (bottom boot block)
Output disable	Х	V _{IL}	VIH	VIH	VIH	Х	Х	Х	Х	Hi-Z	Hi-Z
Standby	Х	VIH	Х	VIH	Х	Х	Х	Х	Х	Hi-Z	Hi-Z
Reset/deep power down	Х	Х	Х	VIL	Х	Х	Х	Х	Х	Hi-Z	Hi-Z
Write (see Note 3)	V _{IL} or VIH	V _{IL}	VIH	V _{IH} or V _{HH}	V _{IL}	Х	Х	V _{PPL} or V _{PPH}	Х	Hi-Z	Data in

NOTES: 2. X = don't care

^{3.} When writing commands to the '28F008Axy and the '28F800Axy, Vpp must be in the appropriate Vpp voltage range (as shown in the recommended operating conditions table for a specific product) for block-erase or program commands to be executed. Also, depending on the combination of RP and WP, the boot block can be secured and, therefore, is not programmable (see Table 2 for a list of the combinations).



SMJS851A - NOVEMBER 1997 - REVISED MARCH 1998

byte-wide or word-wide mode selection (continued)

Table 8. Operation Modes for Byte-Wide Mode ('28F008Axy) (see Note 2)

MODE	WP	CE	OE	RP	WE	A9	A0	V _{PP}	DQ0-DQ7
Read	Х	VIL	VIL	VIH	VIH	Х	Х	Х	Data out
	Х	VIL	VIL	VIH	VIH	VID	VIL	Х	Manufacturer-equivalent code 89h
Algorithm-selection mode	V	\/	\	Voc	V	M-	\/	X	Device-equivalent code 98 (top boot block)
	X	VIL	VIL	VIH	VIH	VID	VIH	^	Device-equivalent code 99 (bottom boot block)
Output disable	Х	VIL	VIH	VIH	VIH	Х	Х	Х	Hi-Z
Standby	Х	V _{IH}	Х	V _{IH}	Х	Х	Х	Х	Hi-Z
Reset/deep power down	Х	Х	Х	V _{IL}	Х	Х	Х	Х	Hi-Z
Write (see Note 3)	V _{IL} or VIH	VIL	VIH	V _{IH} or VHH	VIL	Х	Х	V _{PPL} or V _{PPH}	Data in

NOTES: 2. X = don't care

^{3.} When writing commands to the '28F008Axy and the '28F800Axy, V_{PP} must be in the appropriate V_{PP} voltage range (as shown in the recommended operating conditions table for a specific product) for block-erase or program commands to be executed. Also, depending on the combination of RP and WP, the boot block can be secured and, therefore, is not programmable (see Table 2 for a list of the combinations).

SMJS851A - NOVEMBER 1997 - REVISED MARCH 1998

command-state machine (CSM) operations

The CSM decodes instructions for read, read algorithm-selection code, read-status register, clear-status register, program, erase, erase-suspend, and erase-resume. The 8-bit command code is input to the device on DQ0–DQ7 (see Table 1 for CSM codes). During a program or erase cycle, the CSM informs the WSM that a program or erase cycle has been requested. During a program cycle, the WSM controls the program sequences and the CSM responds only to status reads.

During an erase cycle, the CSM responds to status-read and erase-suspend commands. When the WSM has completed its task, the WSM status bit (SB7) is set to a logic-high level and the CSM responds to the full command set. The CSM stays in the current command state until the microprocessor issues another command.

The WSM successfully initiates an erase or program operation only when V_{PP} is within its correct voltage range. For data protection, it is recommended that \overline{RP} be held at a logic-low level during a CPU reset.

clear status register

The internal circuitry can set only the V_{PP} status bit (SB3), the program status bit (SB4), and the erase status bit (SB5) of the status register. The clear-status-register command (50h) allows the external microprocessor to clear these status bits and synchronize to internal operations. When the status bits are cleared, the device returns to the read-array mode.

read operations

There are three read operations available: read array, read algorithm-selection code, and read status register.

read array

The array level is read by entering the command code FFh on DQ0–DQ7. Control pins \overline{CE} and \overline{OE} must be at a logic-low level (V_{IL}) and \overline{WE} and \overline{RP} must be at a logic-high level (V_{IH}) to read data from the array. Data is available on DQ0–DQ15 (word-wide mode) or DQ0–DQ7 (byte-wide mode). Any valid address within any of the blocks selects that block and allows data to be read from the block.

read algorithm-selection code

Algorithm-selection codes are read by entering command code 90h on DQ0–DQ7. Two bus cycles are required for this operation: the first to enter the command code and a second to read the device-equivalent code. Control pins $\overline{\text{CE}}$ and $\overline{\text{OE}}$ must be at a logic-low level (V_{IL}) and $\overline{\text{WE}}$ and $\overline{\text{RP}}$ must be at a logic-high level (V_{IH}). Two identifier bytes are accessed by toggling A0. The manufacturer-equivalent code is obtained on DQ0–DQ7 with A0 at a logic-low level (V_{IL}). The device-equivalent code is obtained when A0 is set to a logic-high level (V_{IH}). Alternatively, the manufacturer- and device-equivalent codes can be read by applying V_{ID} (nominally 12 V) to A9 and selecting the desired code by toggling A0 high or low. All other addresses are "don't cares" (see Table 4, Table 6, and Table 7).

read status register

The status register is read by entering the command code 70h on DQ0–DQ7. Control pins CE and OE must be at a logic-low level (V_{IL}) and \overline{WE} and \overline{RP} must be at a logic-high level (V_{IH}). Two bus cycles are required for this operation: one to enter the command code and a second to read the status register. In a given read cycle, status register contents are updated on the falling edge of \overline{CE} or \overline{OE} , whichever occurs last within the cycle.



SMJS851A - NOVEMBER 1997 - REVISED MARCH 1998

programming operations

There are two CSM commands for programming: program setup and alternate program setup (see Table 1). After the desired command code is entered, the WSM takes over and correctly sequences the device to complete the program operation. During this time, the CSM responds only to status reads until the program operation has been completed, after which all commands to the CSM become valid again. Once a program command has been issued, the WSM normally cannot be interrupted until the program algorithm is completed (see Figure 3 and Figure 4).

Taking \overline{RP} to V_{IL} during programming aborts the program operation. During programming, V_{PP} must remain in the appropriate V_{PP} voltage range as shown in the recommended operating conditions table. Different combinations of \overline{RP} , \overline{WP} , and V_{PP} pin voltage levels ensure that data in certain blocks are secured, and, therefore, cannot be programmed (see Table 2 for a list of combinations). Only 0s are written and compared during a program operation. If 1s are programmed, the memory cell contents do not change and no error occurs.

A program-setup command can be aborted by writing FFh (in byte-wide mode) or FFFFh (in word-wide mode) during the second cycle. After writing all 1s during the second cycle, the CSM responds only to status reads. When the WSM status bit (SB7) is set to a logic-high level, signifying the nonprogram operation is terminated, all commands to the CSM become valid again.

erase operations

There are two erase operations that can be performed by the TMS28F008Axy and TMS28F800Axy devices: block erase and erase suspend/erase resume. An erase operation must be used to initialize all bits in an array block to 1s. After block-erase confirm is issued, the CSM responds only to status reads or erase-suspend commands until the WSM completes its task.

block erasure

Block erasure inside the memory array sets all bits within the addressed block to logic 1s. Erasure is accomplished only by blocks; data at single address locations within the array cannot be erased individually. The block to be erased is selected by using any valid address within that block. Note that different combinations of \overline{RP} , \overline{WP} and V_{PP} pin voltage levels ensure that data in certain blocks are secure and, therefore, cannot be erased (see Table 2 for a list of combinations). Block erasure is initiated by a command sequence to the CSM: block-erase setup (20h) followed by block-erase confirm (D0h) (see Figure 5). A two-command erase sequence protects against accidental erasure of memory contents.

Erase-setup and erase-confirm commands are latched on the rising edge of $\overline{\text{CE}}$ or $\overline{\text{WE}}$, whichever occurs first. Block addresses are latched during the block-erase-confirm command on the rising edge of $\overline{\text{CE}}$ or $\overline{\text{WE}}$ (see Figure 15 and Figure 16). When the block-erase-confirm command is complete, the WSM automatically executes a sequence of events to complete the block erasure. During this sequence, the block is programmed with logic 0s, data is verified, all bits in the block are erased, and finally, verification is performed to ensure that all bits are erased correctly. Monitoring of the erase operation is possible through the status register (see "read status register" in the subsection "read operations").

erase suspend/erase resume

During the execution of an erase operation, the erase-suspend command (B0h) can be entered to direct the WSM to suspend the erase operation. Once the WSM has reached the suspend state, it allows the CSM to respond only to the read-array, read-status-register, and erase-resume commands. During the erase-suspend operation, array data should be read from a block other than the one being erased. To resume the erase operation, an erase-resume command (D0h) must be issued to cause the CSM to clear the suspend state previously set (see Figure 5 and Figure 6).



SMJS851A - NOVEMBER 1997 - REVISED MARCH 1998

automatic power-saving mode

Substantial power savings are realized during periods when the array is not being read. During this time, the device switches to the automatic power-saving (APS) mode. When the device switches to this mode, I_{CC} reduces by an order of magnitude. For example, for a 5 V port, I_{CC} typically reduces from 40 mA to 1 mA. The low level of power is maintained until another read operation is initiated. In this mode, the I/O pins retain the data from the last memory address read until a new address is read. This mode is entered automatically if no new address is accessed within a 200-ns time-out period.


reset/deep power-down mode

Very low levels of power consumption can be attained by using a special pin, \overline{RP} , to disable internal device circuitry. When \overline{RP} is at a CMOS logic-low level of 0.0 V \pm 0.2 V, a much lower I_{CC} value or power is achievable. This is important in portable applications where extended battery life is of major concern.

A recovery time is required when exiting from deep power-down mode. For a read-array operation, a minimum of $t_{d(RP)}$ is required before data is valid, and a minimum of $t_{rec(RPHE)}$ and $t_{rec(RPHW)}$ in deep power-down mode is required before data input to the CSM can be recognized. With \overline{RP} at ground, the WSM is reset and the status register is cleared, effectively eliminating accidental programming to the array during system reset. After restoration of power, the device does not recognize any operation command until \overline{RP} is returned to a V_{IH} or V_{HH} level.

Should $\overline{\mathsf{RP}}$ go low during a program or erase operation, the device powers down and, therefore, becomes nonfunctional. Data being written or erased at that time becomes invalid or indeterminate, requiring that the operation be performed again after power restoration.






BUS OPERATION	COMMAND	COMMENTS
Write	Write program setup	Data = 40h or 10h Addr = Address of byte to be programmed
Write	Write data	Data = Byte to be programmed Addr = Address of byte to be programmed
Read		Status-register data. Toggle OE or CE to update status register
Standby		Check SB7 1 = Ready, 0 = Busy
	sequent bytes	

Write FFh after the last byte-programming operation to reset the device to read-array mode

FULL STATUS-REGISTER-CHECK FLOW




BUS OPERATION	COMMAND	COMMENTS
Standby		Check SB3 1 = Detect Vpp low (see Note B)
Standby		Check SB4 1 = Byte-program error (see Note C)

NOTES: A. Full status-register check can be done after each byte or after a sequence of bytes.

- B. SB3 must be cleared before attempting additional program/erase operations.
- C. SB4 is cleared only by the clear-status-register command, but it does not prevent additional program operation attempts.

Figure 3. Automated Byte-Programming Flow Chart




BUS OPERATION	COMMAND	COMMENTS						
Write	Write program setup	Data = 40h or 10h Addr = Address of word to be programmed						
Write	Write data	Data = Word to be programmed Addr = Address of word to be programmed						
Read		Status-register data. Toggle OE or CE to update status register.						
Standby		Check SB7 1 = Ready, 0 = Busy						

Repeat for subsequent words.

Write FFh after the last word-programming operation to reset the device to read-array mode.


FULL STATUS-REGISTER-CHECK FLOW



BUS OPERATION	COMMAND	COMMENTS
Standby		Check SB3 1 = Detect Vpp low (see Note B)
Standby		Check SB4 1 = Word-program error (see Note C)


- NOTES: A. Full status-register check can be done after each word or after a sequence of words.
 - B. SB3 must be cleared before attempting additional program/erase operations.
 - C. SB4 is cleared only by the clear-status-register command, but it does not prevent additional program operation attempts.

Figure 4. Automated Word-Programming Flow Chart



BUS OPERATION	COMMAND	COMMENTS						
Write	Write erase setup	b b	Address vithin block to be erased					
Write	Erase	b b	Address vithin block to be erased					
Read		Status-register data. Toggle OE or CE to update status register						
Standby		Check SB7 1 = Ready, 0 = Busy						
Repeat for subsequent blocks. Write FFh after the last block-erase operation to reset the device to read-array mode								

FULL STATUS-REGISTER-CHECK FLOW




BUS OPERATION	COMMAND	COMMENTS
Standby		Check SB3 1 = Detect Vpp low (see Note B)
Standby		Check SB4 and SB5 1 = Block-erase error
Standby		Check SB5 1 = Block-erase error (see Note C)

NOTES: A. Full status-register check can be done after each block or after a sequence of blocks.

- B. SB3 must be cleared before attempting additional program/erase operations.
- C. SB5 is cleared only by the clear-status-register command in cases where multiple blocks are erased before full status is checked.

Figure 5. Automated Block-Erase Flow Chart



BUS OPERATION	COMMAND	COMMENTS
Write	Erase suspend	Data = B0h
Read		Status-register data. Toggle OE or CE to update status register
Standby		Check SB7 1 = Ready
Standby		Check SB6 1 = Suspended
Write	Read memory	Data = FFh
Read		Read data from block other than that being erased.
Write	Erase resume	Data = D0h

NOTE A: See block-erase flow chart for complete erasure procedure

Figure 6. Erase-Suspend/Erase-Resume Flow Chart

absolute maximum ratings over ambient temperature range (unless otherwise noted)†

Supply voltage range, V _{CC} (see Note 4)	– 0.6 V to 7 V
Supply voltage range, VPP (see Note 4)	– 0.6 V to 14 V
Input voltage range: All inputs except A9, RP	– 0.6 V to V _{CC} + 1 V
RP, A9 (see Note 5)	– 0.6 V to 13.5 V
Output voltage range (see Note 6)	– 0.6 V to V _{CC} + 1 V
Ambient temperature range, TA, during read/erase/prog	ram: L suffix 0°C to 70°C
	E suffix – 40°C to 85°C
Storage temperature range, T _{stg}	– 65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 4. All voltage values are with respect to VSS.

- 5. The voltage on any input or output can undershoot to $-2\ V$ for periods of less than 20 ns. See Figure 7.
- 6. The voltage on any input or output can overshoot to 2 V for periods of less than 20 ns. See Figure 8.




Figure 7. Maximum Negative Overshoot Waveform





Figure 8. Maximum Positive Overshoot Waveform


PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_I includes probe and fixture capacitance.

B. Each device should have a 0.1-μF ceramic capacitor connected between V_{CC} and V_{SS}, as closely as possible to the device pins.

Figure 9. 3-V Testing Load Circuit and Voltage Waveform



NOTES: A. C_L includes probe and fixture capacitance.

B. Each device should have a 0.1- μF ceramic capacitor connected between V_{CC} and V_{SS} , as closely as possible to the device pins.

Figure 10. 5-V Testing Load Circuit and Voltage Waveform



recommended operating conditions

				MIN	NOM	MAX	UNIT
				2.7	3	3.6	
Vcc	Supply voltage	During write/read/erase/erase suspend	3.3 V _{CC}	3	3.3	3.6	V
			5 VCC	4.5	5	5.5	
		During read only (VppL)		0		6.5	V
\/==	Cupply voltage		3 Vpp	3.0	3.3	3.6	
VPP	Supply voltage	During write/erase/erase suspend, Vpp can have V _{CC} as MIN or NOM		4.5	5	5.5	V
				11.4	12	12.6	
\/	High lovel de inn	level dc input voltage		2		V _{CC} + 0.5	
VIH	r light-level dc liip	ut voltage	CMOS	V _{CC} - 0.2		V _{CC} + 0.2	V
\/	Low-level dc inpu	it voltago	TTL	- 0.5		0.8	V
VIL	Low-level dc inpo	ii voltage	CMOS	V _{SS} - 0.2		V _{SS} + 0.2	V
VLKO	V _{CC} lock-out vol	tage from write/erase (see Note 7)		1.2			V
VHH	RP unlock voltag		11.4	12	13	V	
VPPLK	Vpp lock-out volt		0		1.5	V	
TA	Ambient tempera	ture during read/erase/program:	L Suffix	0		70	°C
L'A	Ambient tempera	turo during read/erase/program.	E Suffix	-40		85	°C

NOTE 7: Typical values shown are at $T_A = 25^{\circ}C$.

word/byte typical write and block-erase performance (see Notes 7 and 8)

	MIN TYP	MAX	UNIT
Main-block erase time	2.4		s
Main-block byte-program time	1.7		S
Main-block word-program time	1.1		S
Parameter/boot-block erase time	0.84		S

NOTES: 7. Typical values shown are at T_A = 25°C. 8. Excludes system-level overhead (all times in seconds)

electrical characteristics over recommended ranges of supply voltage and ambient temperature (unless otherwise noted)

PARAMETER							ND TMS2800 ID TMS28F00		
			TEST CONDI	TEST CONDITIONS			TMS28F TMS28F	•	UNIT
					3 V/3	.3 V	5	V	1 1
					MIN	MAX	MIN	MAX	
Vон	High-level output voltage	TTL	$V_{CC} = V_{CC} MIN, I_{OH} = -2$ $V_{CC} = V_{CC} MIN, I_{OH} = -2$		2.4		2.4		V
		CMOS	$V_{CC} = V_{CC} MIN, I_{OH} = -10$	00 μΑ	V _{CC} - 0.4	0.55 V _{CC}	V _{CC} - 0.4	0.55 V _{CC}	
VOL	Low-level output voltage		$V_{CC} = V_{CC} MIN, I_{OL} = 5.8$	mA		0.45		0.45	V
V_{ID}	A9 selection-code voltage		During read algorithm-select	ion mode	11.4	12.6	11.4	12.6	V
lį	Input current (leakage), except for A9 A9 = V _{ID} (see Note 9)	when	V _{CC} = V _{CC} MAX, V _I = 0 V t	o V _{CC} MAX,		±1		±1	μΑ
I_{ID}	A9 selection-code current		A9 = V _{ID}			500		500	μΑ
I _{RP}	RP boot-block unlock current		RP = V _{HH}		500		500	μΑ	
lO	Output current (leakage)		VCC = VCC MAX, VO = 0 V		±10		±10	μΑ	
IPPR	Vpp read current		$V_{PP} \ge V_{PPH}^2$ (at 12 V)		200		200	μΑ	
IPPS	Vpp standby current (standby)		VPP ≤ VCC		10		10	μΑ	
IPPL	V _{PP} supply current (reset/deep powe	r-down mode)	$\overline{RP} = V_{SS} \pm 0.2 \text{ V}, V_{PP} \leq V_{OS}$	CC		5		5	μΑ
I _{PP1}	V _{PP} supply current (active read)		V _{PP} ≥ V _{CC}		200		200	μΑ	
IPP2	Vpp supply current (active byte-write) (see Notes 10 and 11)		Programming in progress			30		30	mA
I _{PP3}	Vpp supply current (active word-write) (see Notes 10 and 11)		Programming in progress			30		30	mA
I _{PP4}	Vpp supply current (block-erase) (see Notes 10 and 11)		Block-erase in progress			30		30	mA
I _{PP5}	V _{PP} supply current (erase-suspend) (see Notes 10 and 11)		Block-erase suspended			200		200	μΑ
		TTL-input level	V _{CC} = V _{CC} MAX CE = RI	S = VIH		1.5		2	mA
Iccs	V _{CC} supply current (standby)	CMOS-input level	$V_{CC} = V_{CC} \text{ MAX}, \overline{CE} = \overline{RP} = V_{CC} \pm 0.2 \text{ V}$			110		130	μА
lo s:	Vac supply surrent (reset /door name	r down mada)	DD V LOOV	0°C to 70°C		8		8	
CCL	V _{CC} supply current (reset/deep power	i-down mode)	$\overline{RP} = V_{SS} \pm 0.2 \text{ V}$	– 40°C to 85°C		8		8	μΑ

NOTES: 9. DQ15/A_1 is tested for output leakage only.

- 10. Characterization data available
- 11. All ac current values are RMS unless otherwise noted.

electrical characteristics over recommended ranges of supply voltage and ambient temperature (unless otherwise noted) (continued)

PARAMETER			TMS28F80 TMS28F800						
		TEST CONDITION	TMS28F80 TMS28F00	•	TMS28F800AZy TMS28F008AZy		UNIT		
					3 V/3.3	3 V	5 V		
					MIN	MAX	MIN M	AX	
loor	V _{CC} supply current (active read)	TTL-input level	$\frac{V_{CC}}{OE}$ MAX, \overline{CE} = V _{IL} , I_{OUT} = 0			30		30	mA
ICC1	vec supply current (active read)	CMOS-input level	V_{CC} MAX, \overline{CE} = GND, I_{OUT} = 0 f = 5 MHz (3 V) 10 MHz			30		30	mA
I _{CC2}	V _{CC} supply current (active byte-write) (see Notes 9, 10, and 11)		$V_{CC} = V_{CC} MAX$, Program	ming in progress		60		60	mA
ICC3	V _{CC} supply current (active word-write) (see Notes 9, 10, and 11)		V _{CC} = V _{CC} MAX, Program	ming in progress		60		60	mA
ICC4	V _{CC} supply current (block-erase) (see Notes 9, 10, and 11)		V _{CC} = V _{CC} MAX, Block-era	ase in progress		60		60	mA
I _{CC5}	V _{CC} supply current (erase-suspend) (see Notes 9 and 10)		$V_{CC} = V_{CC} MAX$, Block-era	ase suspended		8		8	mA

NOTES: 9. DQ15/A_1 is tested for output leakage only.
10. Characterization data available

11. All ac current values are RMS unless otherwise noted.

TMS28F008Axy, TMS28F800Axy
1 048 576 BY 8-BIT/524 288 BY 16-BIT
AUTO-SELECT BOOT-BLOCK FLASH MEMORIES
SMJS851A- NOVEMBER 1997 - REVISED FEBRUARY 1998

SMJS851A - NOVEMBER 1997 - REVISED FEBRUARY 1998

power-up and reset switching characteristics for TMS28F008ASy or 'AEy and TMS28F800ASy or 'AEy over recommended ranges of supply voltage (commercial and extended temperature ranges) (see Notes 10, 11, and 12)

PARAMETER		ALT.		'28F008 '28F800 '28F008 '28F800	AEy70 ASy70				AEy80 BASy80		UNIT
		SYMBOL 3 V/3.3-V V _{CC} RANGE		5-V V _{CC} RANGE		3 V/3.3-V V _{CC} RANGE		5-V V _{CC} RANGE			
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{su(VCC)}	Setup time, RP low to V _{CC} at 3 V MIN or 3.6 V MAX) (see Note 13)	tPL5V tPL3V	0		0		0		0		ns
^t a(DV)	Address valid to data valid	tAVQV		100		70		120		80	ns
t _{su(DV)}	Setup time, RP high to data valid	^t PHQV		800		450		800		450	ns
th(RP5)	Hold time, V_{CC} at 4.5 V (MIN) to \overline{RP} high	^t 5VPH	2		2		2		2		μs
th(RP3)	Hold time, V _{CC} at 3 V (MIN) to RP high	^t 3VPH	2		2		2		2		μs

NOTES: 10. Characterization data available

11. All ac current values are RMS unless otherwise noted.
 12. E and G are switched low after power up.

13. The power supply can switch low concurrently with \overline{RP} going low.

SMJS851A - NOVEMBER 1997 - REVISED FEBRUARY 1998

switching characteristics for TMS28F008ASy or 'AEy and TMS28F800ASy or 'AEy over recommended ranges of supply voltage (commercial and extended temperature ranges)

read operations

	PARAMETER		'28F008/ '28F800/		'28F008/ '28F800/	•	'28F008 '28F800	•	'28F008 <i>A</i> '28F800 <i>A</i>	-	
			3 V		5 V		3 V		5 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{a(A)}	Access time, from A0-A18 (see Note 14)	^t AVQV		100		70		120		80	ns
t _{a(E)}	Access time, from CE	tELQV		100		70		120		80	ns
ta(G)	Access time, from OE	tGLQV		65		35		65		40	ns
t _{c(R)}	Cycle time, read	tavav	100		70		120		80		ns
^t d(E)	Delay time, CE low to low-impedance output	^t ELQX	0		0		0		0		ns
^t d(G)	Delay time, OE low to low-impedance output	^t GLQX	0		0		0		0		ns
t _{dis(E)}	Disable time, CE to high-impedance output	^t EHQZ		55		25		55		30	ns
t _{dis(G)}	Disable time, OE to high-impedance output	^t GHQZ		45		25		45		30	ns
t _{h(D)}	Hold time, <u>DQ</u> valid from A0-A17, <u>CE</u> , or <u>OE</u> , whichever occurs first (see Note 14)	tAXQX	0		0		0		0		ns
t _{su(EB)}	Setup time, BYTE from CE low	^t ELFL ^t ELFH		7		5		5		5	ns
t _{d(RP)}	Delay time, output from \overline{RP} high	^t PHQV		800		450		800		450	ns
^t dis(BL)	Disable time, BYTE low to DQ8-DQ15 in the high-impedance state	^t FLQZ		100		70		120		80	ns
^t a(BH)	Access time, from BYTE going high	^t FHQV		100		70		120		80	ns

NOTE 14: For 28F800 (8-bit configuration) A₁, A₁ – A18 with A₁ as LSB address. For 28F008 (16-bit configuration): A0–A19 with A0 as LSB address.

SMJS851A - NOVEMBER 1997 - REVISED FEBRUARY 1998

timing requirements for TMS28F008ASy or 'AEy and TMS28F800ASy or 'AEy (commercial and extended temperature ranges)

write/erase operations — WE-controlled writes

		ALT.	'28F008 '28F800		'28F008 '28F800		'28F008 '28F800		'28F008 '28F800		
		SYMBOL	3 \	1	5 \	/	3 V		5 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{c(W)}	Cycle time, write	t _{AVAV}	100		70		120		80		ns
t _{c(W)} OP	Cycle time, duration of programming operation	tWHQV1	6		6		6		6		μs
^t c(W)ERB	Cycle time, erase operation (boot block)	^t WHQV2	0.3		0.3		0.3		0.3		S
^t c(W)ERP	Cycle time, erase operation (parameter block)	tWHQV3	0.3		0.3		0.3		0.3		S
^t c(W)ERM	Cycle time, erase operation (main block)	tWHQV4	0.6		0.6		0.6		0.6		s
^t d(RPR)	Delay time, boot-block relock	^t PHBR		200		100		200		100	ns
t _{h(A)}	Hold time, A0-A18 (see Note 14)	tWHAX	0		0		0		0		ns
t _{h(D)}	Hold time, DQ valid	tWHDX	0		0		0		0		ns
t _{h(E)}	Hold time, CE	tWHEH	0		0		0		0		ns
th(VPP)	Hold time, Vpp from valid status-register bit	tQVVL	0		0		0		0		ns
^t h(RP)	Hold time, RP at V _{HH} from valid status-register bit	tQVPH	0		0		0		0		ns
^t h(WP)	Hold time, WP from valid status-register bit	tWHPL	0		0		0		0		ns
t _{su(WP)}	Setup time, WP before write operation	^t ELPH	90		50		100		50		ns
t _{su(A)}	Setup time, A0-A17 (see Note 14)	^t AVWH	90		50		100		50		ns
t _{su(D)}	Setup time, DQ	^t DVWH	90		50		100		50		ns
^t su(E)	Setup time, CE before write operation	^t ELWL	0		0		0		0		ns
^t su(RP)	Setup time, RP at V _{HH} to WE going high	^t PHHWH	200		100		100		100		ns
^t su(VPP)1	Setup time, V _{PP} to WE going high	tvpwh	200		100		100		100		ns
t _{w(W)}	Pulse duration, WE low	tWLWH	90		50		100		50		ns
t _w (WH)	Pulse duration, WE high	tWLWL	20		10		30		30		ns
^t rec(RPHW)	Recovery time, RP high to WE going low	^t PHWL	1.5		450		1.5		450		μs

NOTE 14: For 28F800 (8-bit configuration) A₋₁, A₋₁ – A18 with A₋₁ as LSB address. For 28F008 (16-bit configuration): A0–A19 with A0 as LSB address.



SMJS851A - NOVEMBER 1997 - REVISED FEBRUARY 1998

timing requirements for TMS28F008ASy or 'AEy and TMS28F800ASy or 'AEy (commercial and extended temperature ranges)

write/erase operations — $\overline{\text{CE}}$ -controlled writes

		ALT. SYMBOL	'28F008 '28F800		'28F008 '28F800		'28F008 '28F800		'28F008 '28F800		UNIT
		SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
tc(E)	Cycle time, write	t _{AVAV}	100		70		120		80		ns
t _{c(E)OP}	Cycle time, duration of programming operation	^t EHQV1	6		6		6		6		μs
t _{c(E)ERB}	Cycle time, erase operation (boot block)	^t EHQV2	0.3		0.3		0.3		0.3		s
t _{c(E)ERP}	Cycle time, erase operation (parameter block)	^t EHQV3	0.3		0.3		0.3		0.3		s
^t c(E)ERM	Cycle time, erase operation (main block)	^t EHQV4	0.6		0.6		0.6		0.6		s
^t d(RPR)	Delay time, boot-block relock	^t PHBR		200		100		200		100	ns
^t h(A)	Hold time, A0-A18 (see Note 14)	^t EHAX	0		0		0		0		ns
^t h(D)	Hold time, DQ valid	^t EHDX	0		0		0		0		ns
th(W)	Hold time, WE	t _{EHWH}	0		0		0		0		ns
^t h (VPP)	Hold time, Vpp from valid status-register bit	tQVVL	0		0		0		0		ns
^t h(RP)	Hold time, RP at V _{HH} from valid status-register bit	^t QVPH	0		0		0		0		ns
^t h(WP)	Hold time, WP from valid status-register bit	tWHPL	0		0		0		0		ns
t _{su(WP)}	Setup time, WP before write operation	^t ELPH	90		50		100		50		ns
t _{su(A)}	Setup time, A0-A18 (see Note 14)	^t AVEH	90		50		100		50		ns
t _{su(D)}	Setup time, DQ	^t DVEH	90		50		100		50		ns
^t su(W)	Setup time, WE before write operation	tWLEL	0		0		0		0		ns
t _{su(RP)}	Setup time, RP at V _{HH} to CE going high	^t PHHEH	200		100		100		100		ns
t _{su(VPP)2}	Setup time, Vpp to CE going high	tVPEH	200		100		100		100		ns
t _{w(E)}	Pulse duration, CE low	t _{ELEH}	90		50		100		50		ns
tw(EH)	Pulse duration, CE high	tEHEL	20		10		30		30		ns
trec(RPHE)	Recovery time, RP high to CE going low	^t PHEL	1.5		450		1.5		450		μs

NOTE 14: For 28F800 (8-bit configuration) A_{-1} , A_{-1} – A18 with A_{-1} as LSB address. For 28F008 (16-bit configuration): A0–A19 with A0 as LSB address.



SMJS851A - NOVEMBER 1997 - REVISED FEBRUARY 1998

power-up and reset switching characteristics for TMS28F008AVy or 'ALy and TMS28F800AVy or 'ALy over recommended ranges of supply voltage (commercial and extended temperature ranges) (see Notes 10, 11, and 12)

PARAMETER		ALT. SYMBOL	'28F008/ '28F800/ '28F008/ '28F800/	AVy 100 ALy100 ALy100	'28F008A '28F800A '28F008A '28F800A	ALy120 ALy120 ALy120	UNIT
		OTHEOL	3.3-V V _{CC} RANGE		3.3-V V _{CC} RANGE		
			MIN	MAX	MIN	MAX	
t _{su(VCC)}	Setup time, RP low to V _{CC} at 3 V MIN or 3.6 V MAX (see Note 13)	tPL5V tPL3V	0		0		ns
ta(DV)	Access time, address valid to data valid	t _{AVQV}		100		120	ns
t _{su(DV)}	Setup time, RP high before data valid	^t PHQV		800		800	ns
th(RP3)	Hold time, V _{CC} at 3 V (MIN) to RP high	t ₃ VPH	2		2		μs

NOTES: 10. Characterization data available

- 11. All ac current values are RMS unless otherwise noted.
- 12. \overline{E} and \overline{G} are switched low after power up.
- 13. The power supply can switch low concurrently with $\overline{\mathsf{RP}}$ going low.

switching characteristics for TMS28F008AVy or 'ALy and TMS28F800AV or 'ALy over recommended ranges of supply voltage (commercial and extended temperature ranges)

read operations

PARAMETER			'28F008AVy 100 '28F800AVy 100 '28F008ALy100 '28F800ALy100		'28F008AVy120 '28F800AVy120 '28F008ALy120 '28F800ALy120		UNIT
			3 \	/	3 V	1	
			MIN	MAX	MIN	MAX	
^t a(A)	Access time, from A0-A18 (see Note 14)	t _{AVQV}		100		120	ns
^t a(E)	Access time, from CE	^t ELQV		100		120	ns
ta(G)	Access time, from OE	tGLQV		65		65	ns
t _{c(R)}	Cycle time, read	t _{AVAV}	100		120		ns
t _d (E)	Delay time, CE low to low-impedance output	tELQX	0		0		ns
^t d(G)	Delay time, OE low to low-impedance output	tGLQX	0		0		ns
tdis(E)	Disable time, CE to high-impedance output	tEHQZ		55		55	ns
tdis(G)	Disable time, OE to high-impedance output	^t GHQZ		45		45	ns
^t h(D)	Hold time, DQ valid from A0-A17, $\overline{\text{CE}}$, or $\overline{\text{OE}}$, whichever occurs first (see Note 14)	tAXQX	0		0		ns
tsu(EB)	Setup time, BYTE from CE low	^t ELFL ^t ELFH		7		5	ns
t _{d(RP)}	Delay time, output from RP high	t _{PHQV}		800		800	ns
^t dis(BL)	Disable time, BYTE low to DQ8-DQ15 in the high-impedance state	^t FLQZ		100		120	ns
ta(BH)	Access time, from BYTE going high	tFHQV		100		120	ns

NOTE 14: For 28F800 (8-bit configuration) A₁, A₁ – A18 with A₁ as LSB address. For 28F008 (16-bit configuration): A0–A19 with A0 as LSB address.



SMJS851A - NOVEMBER 1997 - REVISED FEBRUARY 1998

timing requirements for TMS28F008AVy or 'ALy and TMS28F800AVy or 'ALy (commercial and extended temperature ranges) $\,$

write/erase operations — WE-controlled writes

		ALT. SYMBOL	200000001400		'28F800AVy120 '28F008ALy120 '28F800ALy120 3 V		UNIT
			MIN	MAX	MIN	MAX	
t _{c(W)}	Cycle time, write	t _{AVAV}	100		120		ns
t _{c(W)} OP	Cycle time, duration of programming operation	tWHQV1	6		6		μs
tc(W)ERB	Cycle time, erase operation (boot block)	tWHQV2	0.3		0.3		S
t _{c(W)ERP}	Cycle time, erase operation (parameter block)	tWHQV3	0.3		0.3		S
tc(W)ERM	Cycle time, erase operation (main block)	tWHQV4	0.6		0.6		S
^t d(RPR)	Delay time, boot-block relock	^t PHBR		200		200	ns
t _{h(A)}	Hold time, A0-A18 (see Note 14)	tWHAX	0		0		ns
th(D)	Hold time, DQ valid	tWHDX	0		0		ns
^t h(E)	Hold time, CE	tWHEH	0		0		ns
t _{h(VPP)}	Hold time, Vpp from valid status-register bit	tQVVL	0		0		ns
t _{h(RP)}	Hold time, RP at V _{HH} from valid status-register bit	^t QVPH	0		0		ns
t _{h(WP)}	Hold time, WP from valid status-register bit	tWHPL	0		0		ns
t _{su(WP)}	Setup time, WP before write operation	t _{ELPH}	90		100		ns
t _{su(A)}	Setup time, A0-A17 (see Note 14)	^t AVWH	90		100		ns
t _{su(D)}	Setup time, DQ	t _{DVWH}	90		100		ns
t _{su(E)}	Setup time, CE before write operation	t _{ELWL}	0		0		ns
t _{su(RP)}	Setup time, RP at V _{HH} to WE going high	^t PHHWH	200		100		ns
t _{su(VPP)1}	Setup time, V _{PP} to WE going high	t _{VPWH}	200		100		ns
t _{w(W)}	Pulse duration, WE low	tWLWH	90		100		ns
tw(WH)	Pulse duration, WE high	tWLWL	20		30		ns
trec(RPHW)	Recovery time, RP high to WE going low	tPHWL	1.5		1.5		μs

NOTE 14: For 28F800 (8-bit configuration) A₁, A₁ – A18 with A₁ as LSB address. For 28F008 (16-bit configuration): A0–A19 with A0 as LSB address.



SMJS851A - NOVEMBER 1997 - REVISED FEBRUARY 1998

timing requirements for TMS28F008AVy or 'ALy and TMS28F800AVy or 'ALy (commercial and extended temperature ranges) (continued)

write/erase operations — $\overline{\text{CE}}$ -controlled writes

		ALT. SYMBOL	'28F008AVy100 '28F800AVy100 '28F008ALy100 '28F800ALy100		'28F008AVy80 '28F800AVy80 '28F008ALy80 '28F800ALy80		UNIT
			MIN	MAX	MIN	MAX	
tc(E)	Cycle time, write	t _{AVAV}	100		120		ns
t _{c(E)OP}	Cycle time, duration of programming operation	tEHQV1	6		6		μs
t _C (E)ERB	Cycle time, erase operation (boot block)	^t EHQV2	0.3		0.3		S
t _C (E)ERP	Cycle time, erase operation (parameter block)	tEHQV3	0.3		0.3		S
t _{c(E)ERM}	Cycle time, erase operation (main block)	^t EHQV4	0.6		0.6		S
td(RPR)	Delay time, boot-block relock	^t PHBR		200		200	ns
th(A)	Hold time, A0-A18 (see Note 14)	^t EHAX	0		0		ns
th(D)	Hold time, DQ valid	^t EHDX	0		0		ns
th(W)	Hold time, WE	^t EHWH	0		0		ns
th (VPP)	Hold time, Vpp from valid status-register bit	tQVVL	0		0		ns
th(RP)	Hold time, RP at V _{HH} from valid status-register bit	^t QVPH	0		0		ns
th(WP)	Hold time, WP from valid status-register bit	tWHPL	0		0		ns
t _{su(WP)}	Setup time, WP before write operation	^t ELPH	90		100		ns
t _{su(A)}	Setup time, A0-A18 (see Note 14)	^t AVEH	90		100		ns
t _{su(D)}	Setup time, DQ	^t DVEH	90		100		ns
tsu(W)	Setup time, WE before write operation	tWLEL	0		0		ns
t _{su(RP)}	Setup time, RP at VHH to CE going high	^t PHHEH	200		100		ns
t _{su(VPP)2}	Setup time, V _{PP} to CE going high	tVPEH	200		100		ns
t _{w(E)}	Pulse duration, CE low	^t ELEH	90		100		ns
tw(EH)	Pulse duration, CE high	^t EHEL	20		30		ns
trec(RPHE)	Recovery time, RP high to CE going low	^t PHEL	1.5		1.5		μs

NOTE 14: For 28F800 (8-bit configuration) A₋₁, A₋₁ – A18 with A₋₁ as LSB address. For 28F008 (16-bit configuration): A0–A19 with A0 as LSB address.



TMS28F008Axy,TMS28F800Axy 1048576 BY 8-BIT/524288 BY 16-BIT **AUTO-SELECT BOOT-BLOCK FLASH MEMORIES**

SMJS851A – NOVEMBER 1997 – REVISED FEBRUARY 1998

power-up and reset switching characteristics for TMS28F008AZy and TMS28F800AZy over recommended ranges of supply voltage (commercial and extended temperature ranges) (see Notes 10, 11, and 12)

PARAMETER		ALT. SYMBOL	'28F008AZy70 '28F800AZy70		'28F008AZy80 '28F800AZy80		UNIT
			MIN	MAX	MIN	MAX	
t _{su(VCC)}	Setup time, \overline{RP} low to V _{CC} at 4.5 V MIN or 5.5 V MAX) (see Note 13)	tPL5V	0		0		ns
t _{a(DV)}	Address valid to data valid	t _{AVQV}		70		80	ns
t _{su(DV)}	Setup time, RP high to data valid	^t PHQV		450		450	ns
th(RP5)	Hold time, V _{CC} at 4.5 V (MIN) to RP high	t ₅ VPH	2		2		μs

NOTES: 10. Characterization data available

- 11. All ac current values are RMS unless otherwise noted.
- 12. \overline{E} and \overline{G} are switched low after power up.
- 13. The power supply can switch low concurrently with \overline{RP} going low.

switching characteristics for TMS28F008AZy and TMS28F800AZy over recommended ranges of supply voltage (commercial and extended temperature ranges)

read operations

PARAMETER		ALT. SYMBOL	'28F008AZy70 '28F800AZy70		'28F008AZy80 '28F800AZy80		UNIT
		STWIBOL	MIN	MAX	MIN	MAX	
ta(A)	Access time, from A0-A18 (see Note 14)	tAVQV		70		80	ns
t _{a(E)}	Access time, from CE	t _{ELQV}		70		80	ns
ta(G)	Access time, from OE	t _{GLQV}		35		40	ns
t _{c(R)}	Cycle time, read	t _{AVAV}	70		80		ns
t _{d(E)}	Delay time, CE low to low-impedance output	t _{ELQX}	0		0		ns
t _d (G)	Delay time, OE low to low-impedance output	tGLQX	0		0		ns
tdis(E)	Disable time, CE to high-impedance output	^t EHQZ		25		30	ns
^t dis(G)	Disable time, OE to high-impedance output	^t GHQZ		25		30	ns
^t h(D)	Hold time, DQ valid from A0-A17, $\overline{\text{CE}}$, or $\overline{\text{OE}}$, whichever occurs first (see Note 14)	^t AXQX	0		0		ns
t _{su(EB)}	Setup time, BYTE from CE low	^t ELFL ^t ELFH		5		5	ns
^t d(RP)	Delay time, output from RP high	^t PHQV		450		450	ns
^t dis(BL)	Disable time, BYTE low to DQ8-DQ15 in the high-impedance state	^t FLQZ		70		80	ns
^t a(BH)	Access time, from BYTE going high	^t FHQV		70		80	ns

NOTE 14: For 28F800 (8-bit configuration) A₋₁, A₋₁ - A18 with A₋₁ as LSB address. For 28F008 (16-bit configuration): A0-A19 with A0 as LSB address.



TMS28F008Axy,TMS28F800Axy 1048576 BY 8-BIT/524 288 BY 16-BIT AUTO-SELECT BOOT-BLOCK FLASH MEMORIES

SMJS851A - NOVEMBER 1997 - REVISED FEBRUARY 1998

timing requirements for TMS28F008AZy and TMS28F800AZy (commercial and extended temperature ranges)

write/erase operations — WE-controlled writes

		ALT. SYMBOL	'28F008. '28F800.		'28F008AZy80 '28F800AZy80		
			5 \	/	5 V	'	UNIT
			MIN	MAX	MIN	MAX	
t _{c(W)}	Cycle time, write	t _{AVAV}	70		80		ns
tc(W)OP	Cycle time, duration of programming operation	tWHQV1	6		6		μs
tc(W)ERB	Cycle time, erase operation (boot block)	tWHQV2	0.3		0.3		s
tc(W)ERP	Cycle time, erase operation (parameter block)	tWHQV3	0.3		0.3		S
tc(W)ERM	Cycle time, erase operation (main block)	tWHQV4	0.6		0.6		s
t _d (RPR)	Delay time, boot-block relock	t _{PHBR}		100		100	ns
t _{h(A)}	Hold time, A0-A18 (see Note 14)	tWHAX	0		0		ns
th(D)	Hold time, DQ valid	tWHDX	0		0		ns
th(E)	Hold time, CE	tWHEH	0		0		ns
th(VPP)	Hold time, Vpp from valid status-register bit	tQVVL	0		0		ns
th(RP)	Hold time, RP at V _{HH} from valid status-register bit	^t QVPH	0		0		ns
t _{h(WP)}	Hold time, WP from valid status-register bit	tWHPL	0		0		ns
t _{su(WP)}	Setup time, WP before write operation	tELPH	50		50		ns
t _{su(A)}	Setup time, A0-A17 (see Note 14)	^t AVWH	50		50		ns
t _{su(D)}	Setup time, DQ	tDVWH	50		50		ns
t _{su(E)}	Setup time, CE before write operation	tELWL	0		0		ns
t _{su(RP)}	Setup time, RP at V _{HH} to WE going high	^t PHHWH	100		100		ns
t _{su(VPP)1}	Setup time, Vpp to WE going high	tvpwh	100		100		ns
t _{w(W)}	Pulse duration, WE low	tWLWH	50		50		ns
tw(WH)	Pulse duration, WE high	tWLWL	10		30		ns
trec(RPHW)	Recovery time, RP high to WE going low	tPHWL	450		450		μs

NOTE 14: For 28F800 (8-bit configuration) A₁, A₁ – A18 with A₁ as LSB address. For 28F008 (16-bit configuration): A0–A19 with A0 as LSB address.



timing requirements for TMS28F008AZy and TMS28F800AZy (commercial and extended temperature ranges)

write/erase operations — $\overline{\text{CE}}$ -controlled writes

		ALT. SYMBOL	'28F008/ '28F800/	-	'28F008AZy80 '28F800AZy80		UNIT
			MIN	MAX	MIN	MAX	
t _C (E)	Cycle time, write	tavav	70		80		ns
t _C (E)OP	Cycle time, duration of programming operation	tEHQV1	6		6		μs
t _{c(E)ERB}	Cycle time, erase operation (boot block)	^t EHQV2	0.3		0.3		s
t _C (E)ERP	Cycle time, erase operation (parameter block)	tEHQV3	0.3		0.3		S
t _{c(E)ERM}	Cycle time, erase operation (main block)	^t EHQV4	0.6		0.6		S
t _d (RPR)	Delay time, boot-block relock	^t PHBR		100		100	ns
th(A)	Hold time, A0-A18 (see Note 14)	t _{EHAX}	0		0		ns
th(D)	Hold time, DQ valid	t _{EHDX}	0		0		ns
th(W)	Hold time, WE	tEHWH	0		0		ns
th (VPP)	Hold time, Vpp from valid status-register bit	tQVVL	0		0		ns
th(RP)	Hold time, RP at V _{HH} from valid status-register bit	^t QVPH	0		0		ns
th(WP)	Hold time, WP from valid status-register bit	tWHPL	0		0		ns
t _{su(WP)}	Setup time, WP before write operation	tELPH	50		50		ns
t _{su(A)}	Setup time, A0-A18 (see Note 14)	^t AVEH	50		50		ns
t _{su(D)}	Setup time, DQ	tDVEH	50		50		ns
t _{su(W)}	Setup time, WE before write operation	tWLEL	0		0		ns
t _{su(RP)}	Setup time, RP at VHH to CE going high	tPHHEH	100		100		ns
t _{su(VPP)2}	Setup time, Vpp to CE going high	tVPEH	100		100		ns
t _{w(E)}	Pulse duration, CE low	^t ELEH	50		50		ns
tw(EH)	Pulse duration, CE high	t _{EHEL}	10		30		ns
trec(RPHE)	Recovery time, RP high to CE going low	^t PHEL	450		450		μs

NOTE 14: For 28F800 (8-bit configuration) A₋₁, A₋₁ - A18 with A₋₁ as LSB address. For 28F008 (16-bit configuration): A0-A19 with A0 as LSB address.






Figure 11. Power-Up Timing and Reset Switching




Figure 12. Read-Cycle Timing




Figure 13. Write-Cycle Timing (WE-Controlled Write)




Figure 14. Write-Cycle Timing (CE-Controlled Write)






Figure 15. Erase-Cycle Timing (WE-Controlled Write)




Figure 16. Erase-Cycle Timing (CE-Controlled Write)




Figure 17. BYTE Timing, Changing From Word-Wide to Byte-Wide Mode







Figure 18. BYTE Timing, Changing From Byte-Wide to Word-Wide Mode



MECHANICAL DATA

DBJ (R-PDSO-G44)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.


C. Body dimensions do not include mold flash or protrusion.

MECHANICAL DATA

DCD (R-PDSO-G**)

PLASTIC DUAL SMALL-OUTLINE PACKAGE

40 PIN SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

TMS28F008Axy,TMS28F800Axy 1048576 BY 8-BIT/524288 BY 16-BIT AUTO-SELECT BOOT-BLOCK FLASH MEMORIES

SMJS851A - NOVEMBER 1997 - REVISED FEBRUARY 1998

A

absolute maximum ratings 26
access times 1
algorithms 1
architecture 1, 4, 11
Automated Block-Erase Flow Chart 24
Automated Byte-Programming Flow Chart 22
Automated Word-Programming Flow Chart 23
automatic power-saving mode 21

B

block-erase functions 4
block erasure 20
block memory maps 11
boot-block data protection 13
BYTE Timing, Changing From
Byte-Wide to Word-Wide Mode
48
BYTE Timing, Changing From
Word-Wide to
Byte-Wide Mode 47
byte-wide or word-wide mode
selection 16

C

clear status register 19
command definition 15
command-state machine (CSM)
14
command-state machine (CSM) operations 19
CSM codes for device-mode selection 15
cycle times 1

D

data protection 14
Data-Protection Combinations 14
description 4
device symbol nomenclature 5

E

electrical characteristics 29
Erase-Cycle Timing (CE-Controlled Write) 46
Erase-Cycle Timing (WE-Controlled Write) 45
erase operations 20
Erase-Suspend-/Erase-Resume Flow Chart 25
erase suspend/erase resume 20

F

flow chart
automated block-erase 24
automated byte-programming
22
automated word-programming
23
erase-suspend/erase-resume 25
functional block diagram 10

logic symbol for the TMS28F008Axy, 40-pin package 6 logic symbol for TMS28F800Axy, 44-pin package 7 logic symbol for TMS28LF800Axy, 48-pin package 8

M

Maximum Positive Overshoot Waveform 26
memory map
bottom boot block 13
top boot block 12

0

operation 14 Operation Modes for Byte-Wide Mode 17, 18 Operation Modes for Word-Wide Mode 17 organization 1

P

packaging 1 44-pin TSOP 2 48-pin TSOP 2 parameter block 13 pinout 40-pin TSOP 3 44-pin TSOP 2 48-ball micro ball grid array 3 48-pin TSOP 2 powe-up and reset switching characteristics, 'AZy 38 power-up and reset switching, 'AEy and 'ASy 31 power-up and reset switching characteristics, 'AVy 35 programming operations 20

R

read algorithm-selection code 19
read array 19
Read-Cycle Timing 42
read operations 19
'ASy and 'AEy 32
read status register 19
recommended operating conditions 28
reset/deep power-down mode 21

S

status register 16
Status-Register Bit Definitions and Functions 16
switching characteristics for 'ASy, 'AEy, read operations 32
switching characteristics for 'AVy, read operations 35



TMS28F008Axy,TMS28F800Axy 1048576 BY 8-BIT/524 288 BY 16-BIT AUTO-SELECT BOOT-BLOCK FLASH MEMORIES

SMJS851A - NOVEMBER 1997 - REVISED FEBRUARY 1998

switching characteristics for 'AZy, read operations 38

table, data-protection combinations
14
table
absolute maximum ratings 26
command definitions 15
CSM codes for device-mode
selection 15
operation modes for byte-wide
mode 18
operation modes for word-wide
mode 17
recommended operating conditions 28

status-register bit definitions 16

word/byte typical write and block-

VCC/VPP voltage configura-

tions 5

erase 28

temperature ranges 1 timing requirements for 'ASy, 'AEy, write/erase operations 33, 34 timing requirements for 'AVy, write/ operations 36, 37 timing requirements for 'AZy, write/ erase operations 39, 40 TMS28F008AEy 1 TMS28F008ASy 1 TMS28F008AVy 1 TMS28F008AxB and TMS28F800AxB Memory Map 13 TMS28F008AxT and TMS28F800AxT Memory Map 12 TMS28F008AZy 1

TMS28F800AEy 1, 4

TMS28F800ASy 1, 4

TMS28F800AVy 1, 4

TMS28F800AZy 1

V

VCC/VPP Voltage Configurations 5 voltage configurations 4

W

word/byte typical write and blockerase performance (see Notes 7 and 8) 28

Write-Cycle Timing (WE-Controlled Write) 43

Write-Cycle Timing (CE-Controlled Write) 44

write-state machine (WSM) 4

write/erase operations – CE-controlled writes 34

write/erase operations –WE-controlled writes 33

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated