SMJS829A - JANUARY 1996 - REVISED AUGUST 1997

44 h DD

31 DQ15/A_1

30 DQ7

28 DQ6

29 DQ14

27 DQ13

Organization	524288 By 8 Bits
	262144 By 16 Bits

- Array-Blocking Architecture
 - One 16K-Byte Protected Boot Block
 - Two 8K-Byte Parameter Blocks
 - One 96K-Byte Main Block
 - Three 128K-Byte Main Blocks
 - Top or Bottom Boot Locations
- '28F400Axy Offers a User-Defined 8-Bit (Byte) or 16-Bit (Word) Organization
- '28F004Axy Offers Only the 8-Bit Organization
- Maximum Access/Minimum Cycle Time
 - Commercial and Extended

```
5-V V_{CC} \pm 10\% 3.3-V V_{CC} \pm 0.3 V ^{\prime}28F400Axy60 60 ns 110 ns ^{\prime}28F400Axy70 70 ns 130ns ^{\prime}28F400Axy80 80 ns 150 ns
```

Automotive (offered for only 5-V V_{CC} voltage configurations)

5-V $V_{CC} \pm 10\%$

'28F400Axy70 70 ns

'28F400Axy80 80 ns

'28F400Axy90 90 ns

(x = S, E, F, M, or Z Depending on V_{CC}/V_{PP} Configuration)

(y = T or B for Top or Bottom Boot-Block Configuration)

- 100000 and 10000 Program/Erase Cycle Versions
- Three Temperature Ranges
 - Commercial . . . 0°C to 70°C
 - Extended . . . 40°C to 85°C
 - Automotive . . . 40°C to 125°C
- Industry Standard Packages Offered in
 - 40-Pin TSOP (DCD Suffix)
 - 44-Pin PSOP (DBJ Suffix)
 - 48-Pin TSOP (DCD Suffix)
- Low Power Dissipation (V_{CC} = 5.5 V)
 - Active Write . . . 248 mW (Byte Write)
 - Active Read . . . 330 mW (Byte Read)
 - Active Write . . . 248 mW (Word Write)
 - Active Read . . . 330 mW (Word Read)
 - Block Erase . . . 165 mW
 - Standby . . . 0.72 mW (CMOS-Input Levels)

1	44	µ KP
2	43	ı W
3	42	□ A8
4	41	A9
5	40	A10
6	39	A11
7	38	A12
8	37	1 A13
9	36	□ A14
10	35	A15
11	34	A16_
12	33	BYTE
13	32	¹ V _{SS}
	2 3 4 5 6 7 8 9 10 11 12	2 43 3 42 4 41 5 40 6 39 7 38 8 37 9 36 10 35 11 34 12 33

DBJ PACKAGE (TOP VIEW)

	DQ2 [DQ10 [DQ3 [DQ11 [26 2 25 2 24 2 23 2	DQ5 DQ12 DQ4 VCC
	PIN NOI	MENCLA	ΓURΕ	
A0-A17	Address	Inputs		
BYTE	Byte En	able		
DQ0-DQ14	Data In/	Out		
DQ15/A ₋₁	Data In/	Out (word	d-wid	e mode),
	Low-Ord	ler Addres	ss (by	yte-wide mode)
Ē	Chip En	able		
_				

G [14

DQ0 [15

DQ8 [16

DQ1 d 17

DQ9 [18

E	Chip Enable
G	Output Enable
NC	No Internal Connection
RP	Reset/Deep Power-Down
Vcc	Power Supply
V_{PP}	Power Supply for Program/Erase
v_{SS}	Ground
W	Write Enable

Do Not Use for 'AMy or 'AZy /Write Protect

- Fully Automated On-Chip Erase and Word/Byte Program Operations
- Write Protection for Boot Block
- Industry Standard Command-State Machine (CSM)
 - Erase Suspend/Resume
 - Algorithm-Selection Identifier
- Three Different Combinations of Supply Voltages Offered
- All Inputs/Outputs TTL Compatible



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

DU/WP



SMJS829A - JANUARY 1996 - REVISED AUGUST 1997






Table of C	Contents
description	read operations
device symbol nomenclature5	programming operations
functional block diagram 6	erase operations
architecture 6	automatic power-saving mode
block memory maps6	reset/deep power-down mode
boot-block data protection8	power-supply detection
parameter block	absolute maximum ratings
main block	capacitance
data protection 8	TMS28F004ASy and TMS28F400ASy
command-state machine (CSM) 8	TMS28F004AEy and TMS28F400AEy
operation	TMS28F004AMy and TMS28F400AMy 44
command definitions9	TMS28F004AFy and TMS28F400AFy 52
status register	TMS28F004AZy and TMS28F400AZy
byte-wide or word-wide mode selection	Parameter Measurement Information
command-state machine (CSM) operations	mechanical data – DBJ (R-PDSO-G44)
clear status register	mechanical data – DCD (R-PDSO-G**)

description

The TMS28F400Axy is a 524288 by 8 bits/262144 by 16 bits (4194304-bit), boot-block flash memory that can be electrically block-erased and reprogrammed. The TMS28F400Axy is organized in a blocked architecture consisting of:

- One 16K-byte protected boot block
- Two 8K-byte parameter blocks
- One 96K-byte main block
- Three 128K-byte main blocks

Table 1 lists the five different voltage configurations available for ordering. Operation as a 512K-byte (8-bit) or a 256K-word (16-bit) organization is user-definable.

Table 1. V_{CC}/V_{PP} Voltage Configurations, Temperature, and Speeds Matrix

	DEVICE CO	NFIGURATION		
DEVICE	READ (V _{CC})	PROGRAM/ERASE (V _{PP)}	TEMPERATURE (T _A)	ACCESS SPEEDS – 5-V(3.3-V) V _{CC}
TMS28F400ASv	3.3 V± 0.3 V or 5 V±10%	5 V±10% or 12 V±5%	0°C to 70°C	60(110), 70(130), 80(150) ns
1101326F400A3y	3.3 V±0.3 V 01 5 V±10%	5 V±10% 01 12 V±5%	-40°C to 85°C	60(110), 70(130), 80(150) ns
TMS28F400AEv	2.7 to 3.6 V or 5 V±10%	5 V±10% or 12 V±5%	0°C to 70°C	60(110), 70(130), 80(150) ns
TWISZ8F400AEy	2.7 to 3.6 v or 5 v±10%	5 V±10% 01 12 V±5%	–40°C to 85°C	60(110), 70(130), 80(150) ns
TMC20F400AMy	28F400AMy 3.3 V± 0.3 V or 5 V±10% 12 V±10%		0°C to 70°C	60(110), 70(130), 80(150) ns
TMS28F400AMy	3.3 V±0.3 V 01 5 V±10%	12 V±10%	–40°C to 85°C	60(110), 70(130), 80(150) ns
			0°C to 70°C	60, 70, 80 ns
TMS28F400AFy	5 V± 1 0%	5 V±10% or 12 V±5%	-40°C to 85°C	60, 70, 80 ns
			-40°C to 125°C [†]	70, 80, 90 ns
			0°C to 70°C	60, 70, 80 ns
TMS28F400AZy	5 V±10%	12 V±10%	–40°C to 85°C	60, 70, 80 ns
			-40°C to 125°C [†]	70, 80, 90 ns

[†] Only the 44-pin PSOP is offered in the –40°C to 125°C temperature range.

NOTE 1: All configurations are available in the TMS28F004Axy (8 bit configuration only) and top or bottom boot.



SMJS829A - JANUARY 1996 - REVISED AUGUST 1997

description (continued)

The TMS28F004Axy is offered in a 512K-byte organization only. The operation for this device is the same as the TMS28F400Axy and is offered in the same voltage configurations. TMS28F004Axy can be substituted for the byte-wide TMS28F400Axy with the latter being the generic name for this device family.

Embedded program and block-erase functions are fully automated by the on-chip write state machine (WSM), simplifying these operations and relieving the system microcontroller of secondary tasks. WSM status can be monitored by an on-chip status register to determine progress of program/erase tasks. The device features user-selectable block erasure.

The configurations are as follows:


- The TMS28F400ASy configuration has the auto-select feature that allows the user alternative read and program/erase voltages. Memory reads can be performed using 3.3-V V_{CC} for optimum power consumption or 5-V V_{CC} for device performance. Erasing or programming the device can be accomplished with 5-V V_{PP}, which eliminates having to use a 12-V source and/or in-system voltage converters. Alternatively,12-V V_{PP} operation exists for systems that already have a 12-V power supply, which provides faster programming and erasing times. This configuration is offered in two temperature ranges: 0°C to 70°C and -40°C to 85°C.
- The TMS28F400AEy configuration offers the auto-select feature of the TMS28F400ASy with an extended V_{CC} range of 2.7-V to 3.6-V (3-V nominal). Memory reads can be performed using 3-V V_{CC}, for more efficient power consumption than the 'ASy device.
- The TMS28F400AMy configuration offers a 3-V or 5-V memory read with a 12-V program and erase. This
 configuration is intended for low 3.3-V reads and the fast programming offered with the 12-V V_{PP} and 5-V
 V_{CC}. This configuration is offered in two temperature ranges: 0°C to 70°C and 40°C to 85°C.
- The TMS28F400AFy configuration offers a 5-V memory read with a 5-V or 12-V program and erase. This configuration is intended for systems using a single 5-V power supply. This configuration is offered in three temperature ranges: 0°C to 70°C, − 40°C to 85°C, and − 40°C to 125°C.
- The TMS28F400AZy configuration offers a 5-V memory read with a 12-V program and erase for fast programming and erasing times. This configuration is offered in three temperature ranges: 0°C to 70°C, − 40°C to 85°C, and − 40°C to 125°C.

The y in the device name represents a T for top or B for bottom boot-block configuration.


All configurations of the TMS28F400Axy are offered in a 44-pin plastic small-outline package (PSOP) and a 48-pin thin small-outline package (TSOP). The TMS28F004Axy is offered in a 40-pin TSOP only. Both the 40-pin and 48-pin TSOP are offered for the 0°C to 70°C and – 40°C to 85°C temperature ranges only.



device symbol nomenclature



functional block diagram



architecture

The TMS28F400Axy uses a blocked architecture to allow independent erasure of selected memory blocks. The block to be erased is selected by using any valid address within that block.

block memory maps

The TMS28F400Axy is available with the block architecture mapped in either of two configurations: the boot block located at the top or at the bottom of the memory array, as required by different microprocessors. The TMS28F400AxB (bottom boot block) is mapped with the 16K-byte boot block located at the low-order address range (00000h to 01FFFh). The TMS28F400AxT (top boot block) is inverted with respect to the TMS28F400AxB with the boot block located at the high-order address range (3E000h to 3FFFFh). Both of these address ranges are for word-wide mode. Figure 1 and Figure 2 show the memory maps for these configurations. The TMS28F004Axy is mapped as the 8-bit configuration of the TMS28F400Axy, except that the least significant bit (LSB) is A0 instead of A_1.



block memory maps (continued)


Address Range	8-Bit Configuration	16-Bit Configuration	Address Range	
7FFFFh	Boot Block	Boot Block	3FFFFh	
7C000h	16K Addresses	8K Addresses	3E000h	
7BFFFh	Parameter Block	Parameter Block	3DFFFh	
7A000h	8K Addresses	4K Addresses	3D000h	
79FFFh	Parameter Block	Parameter Block	3CFFFh	
78000h	8K Addresses	4K Addresses	3C000h	
77FFFh	Main Block	Main Block	3BFFFh	
60000h	96K Addresses	48K Addresses	30000h	
5FFFFh	Main Block	Main Block	2FFFFh	
40000h	128K Addresses	64K Addresses	20000h	
3FFFFh	Main Block	Main Block	1FFFFh	
20000h	128K Addresses	64K Addresses	10000h	
1FFFFh 00000h	Main Block 128K Addresses	Main Block 64K Addresses	0FFFFh	

NOTE A: The TMS28F004AxT is mapped the same as the 8-bit configuration of the TMS28F400AxT except that the LSB is A0.

DQ15/A₋₁ Is LSB Address

Figure 1. TMS28F400AxT (Top Boot Block) Memory Map (See Note A)

A0 Is LSB Address



NOTE A: The TMS28F004AxB is mapped the same as the 8-bit configuration of the TMS28F400AxB except that the LSB is A0.

Figure 2. TMS28F400AxB (Bottom Boot Block) Memory Map (See Note A)



SMJS829A - JANUARY 1996 - REVISED AUGUST 1997

boot-block data protection

The 16K-byte boot block can be used to store key system data that is seldom changed in normal operation. Data in this block can be secured by using different combinations of the reset/power-down pin (\overline{RP}) , the write protect pin (\overline{WP}) and V_{PP} supply levels. Table 2 provides a list of these combinations.

parameter block

Two parameter blocks of 8K bytes each can be used like a scratch pad to store frequently updated data. Alternatively, the parameter blocks can be used for additional boot- or main-block data. If a parameter block is used to store additional boot-block data, caution must be exercised because the parameter block does not have the boot-block data-protection safety feature.

main block

Primary memory on the TMS28F400Axy is located in four main blocks. Three of the blocks have storage capacity for 128K bytes and the fourth block has storage capacity for 96K bytes.

data protection

Data is secured or unsecured by using different combinations of the reset/power-down pin (\overline{RP}) , the write protect pin (\overline{WP}) , and V_{PP} supply levels. Table 2 provides a list of these combinations.

There are two configurations to secure the entire memory against inadvertant alteration of data. The V_{PP} supply pin can be held below the V_{PP} lock-out voltage level (V_{PPLK}) or the reset/deep power-down pin (\overline{RP}) can be pulled to a logic-low level. Note if \overline{RP} is held low, the device resets which means it powers down and, therefore, cannot be read. Typically this pin tied to the system reset for additional protection during system power up.

The boot block sector has an additional security feature through the \overline{WP} pin ('ASy, 'AEy, and 'AFy device configurations only). When the \overline{RP} pin is at a logic-high level, the \overline{WP} pin controls whether the boot block sector is protected. When \overline{WP} is held at the logic-low level, the boot block is protected. When \overline{WP} is held at the logic-high level, the boot block is unprotected along with the rest of the other sectors. Alternatively, the entire memory for all voltage configurations can be unprotected by pulling the \overline{RP} pin to V_{HH} (12 V).

	'AS	y, 'AEy, OR '	AFy	'AMy OR 'AZy			
DATA PROTECTION PROVIDED	V _{PP}	RP	WPT	V _{PP}	RP	WPT	
All blocks locked	V _{IL}	Х	Х	V _{IL}	Х	Х	
All blocks locked (reset)	Х	V_{IL}	Х	Х	V _{IL}	Х	
All blocks unlocked	>VPPLK	V _{HH}	Х	V _{HH}	V_{HH}	Х	
	>VPPLK	VIН	VIH				
Only boot block locked	>VPPLK	VIH	V _{IL}	VHH	VIH	Х	

Table 2. Data-Protection Combinations

command-state machine (CSM)

Commands are issued to the CSM using standard microprocessor write timings. The CSM acts as an interface between the external microprocessor and the internal WSM. The available commands are listed in Table 3 and the descriptions of these commands are shown in Table 4. When a program or erase command is issued to the CSM, the WSM controls the internal sequences and the CSM responds only to status reads. After the WSM completes its task, the WSM status bit (SB7) is set to a logic-high level (1), allowing the CSM to respond to the full command set again.



 $[\]bar{T}$ For the TMS28F400AZy and TMS28F400AMy 12-V V_{PP}-only products, the \overline{WP} pin is disabled and can be left floating. To unlock blocks, \overline{RP} must be at V_{HH}.

operation

Device operations are selected by entering standard JEDEC 8-bit command codes with conventional microprocessor timing into an on-chip CSM through I/O pins DQ0-DQ7. When the device is powered up, internal reset circuitry initializes the chip to a read-array mode of operation. Changing the mode of operation requires a command code to be entered into the CSM. Table 3 lists the CSM codes for all modes of operation.

The on-chip status register allows the progress of various operations to be monitored. The status register is interrogated by entering a read-status-register command into the CSM (cycle 1) and reading the register data on I/O pins DQ0-DQ7 (cycle 2). Status-register bits SB0 through SB7 correspond to DQ0 through DQ7.

Table 3. CSM Codes for Device Mode Selection

COMMAND CODE ON DQ0-DQ7†	DEVICE MODE						
00h	Invalid/Reserved						
10h	Alternate Program Setup						
20h	Block-Erase Setup						
40h	Program Setup						
50h	Clear Status Register						
70h	Read Status Register						
90h	Algorithm Selection						
B0h	Erase-Suspend						
D0h	Erase-Resume/Block-Erase Confirm						
FFh	Read Array						

[†] DQ0 is the least significant bit. DQ8 – DQ15 can be any valid 2-state level.

command definitions

Once a specific command code has been entered, the WSM executes an internal algorithm generating the necessary timing signals to program, erase, and verify data. See Table 4 for the CSM command definitions and data for each of the bus cycles. Table 5 lists the status register bits and definitions.

Following the read-algorithm-selection-code command, two read cycles are required to access the manufacturer-equivalent code and the device-equivalent code. Table 6, Table 7, and Table 8 list the code.



SMJS829A - JANUARY 1996 - REVISED AUGUST 1997

command definitions (continued)

Table 4. Command Definitions

	BUS	FIRS	FIRST BUS CYCLE			SECOND BUS CYCLE		
COMMAND	CYCLES REQUIRED	OPERATION	ADDRESS	CSM INPUT	OPERATION	ADDRESS	DATA IN/OUT	
		Read Op	erations					
Read Array	1	Write	Х	FFh	Read	Х	Data Out	
Read Algorithm-Selection Code	2	Write	Х	90h	Read	A0	M/D	
Read-Status Register	2	Write	Х	70h	Read	Х	SRB	
Clear-Status Register	1	Write	Х	50h				
		Progra	m Mode					
Program Setup/Program (byte/word)	2	Write	PA	40h or 10h	Write	PA	PD	
		Erase O _l	perations					
Block-Erase Setup/ Block-Erase Confirm	2	Write	BEA	20h	Write	BEA	D0h	
Erase Suspend/ Erase Resume	2	Write	Х	B0h	Write	Х	D0h	

Legend:

BEA Block-erase address. Any address selected within a block selects that block for erase.

M/D Manufacturer-equivalent/device-equivalent code

PA Address to be programmed PD Data to be programmed at PA

SRB Status-register data byte that can be found on DQ0-DQ7

X Don't care

status register

The status register allows the user to determine whether the state of a program/erase operation is pending or complete. The status register is monitored by writing a read-status command to the CSM and reading the resulting status code on I/O pins DQ0-DQ7. This is valid for operation in either the byte- or word-wide mode. When writing to the CSM in word-wide mode, the high order I/O pins (DQ8-DQ15) can be set to any valid 2-state level. When reading the status bits during a word-wide read operation, the high order I/Os (DQ8-DQ15) are set to 00h internally, so the user needs to interpret only the low order I/O pins (D0-DQ7).

After a read-status command has been given, the data appearing on DQ0-DQ7 remains as status register data until a new command is issued to the CSM. To return the device to other modes of operation, a new command must be issued to the CSM.

Register data is updated on the falling edge of \overline{G} or \overline{E} . The latest falling edge of either of these two signals updates the latch within a given read cycle. Latching the data prevents errors from occurring if the register input change during a status-register read. To ensure that the status-register output contains updated status data, \overline{E} or \overline{G} must be toggled for each subsequent status read.

The status register provides the internal state of the WSM to the external microprocessor. During periods when the WSM is active, the status register can be polled to determine the WSM status. Table 5 defines the status register bits and their functions.



status register (continued)

Table 5. Status-Register Bit Definitions and Functions

STATUS BIT	FUNCTION	DATA	COMMENTS
SB7	Write-state-machine status	1 = Ready 0 = Busy	If SB7 = 0 (busy), the WSM has not completed an erase or programming operation. If SB7 = 1 (ready), other polling operations can be performed. Until this occurs, the other status bits are not valid. If the WSM status bit shows busy (0), the user must toggle \overline{E} or \overline{G} periodically to determine when the WSM has completed an operation (SB7 = 1) since SB7 is not updated automatically at the completion of a WSM task.
SB6	Erase-suspend status (ESS)	1 = Erase suspended 0 = Erase in progress or completed	When an erase-suspend command is issued, the WSM halts execution and sets the ESS bit high (SB6 = 1) indicating that the erase operation has been suspended. The WSM status bit also is set high (SB7 = 1) indicating that the erase-suspend operation has been completed successfully. The ESS bit remains at a logic-high level until an erase-resume command is input to the CSM (code D0h).
SB5	Erase status (ES)	1 = Block erase error 0 = Block erase good	SB5 = 0 indicates that a successful block erasure has occurred. SB5 = 1 indicates that an erase error has occurred. In this case, the WSM has completed the maximum allowed erase pulses determined by the internal algorithm, but this was insufficient to erase the device completely.
SB4	Program status (PS)	1 = Byte/word program error 0 = Byte/word program good	SB4 = 0 indicates successful programming has occurred at the addressed block location. SB4 = 1 indicates that the WSM was unable to program the addressed block location correctly.
SB3	Vpp status (Vpps)	1 = Program abort: Vpp range error 0 = Vpp good	SB3 provides information on the status of Vpp during programming. If Vpp is lower than VppL after a program or erase command has been issued, SB3 is set to a 1 indicating that the programming operation is aborted. If Vpp is between VppH and VppL, SB3 is not set.
SB2- SB0	Reserved		These bits must be masked out when reading the status register.

byte-wide or word-wide mode selection

The memory array is divided into two parts: an upper-half that outputs data through I/O pins DQ8-DQ15, and a lower-half that outputs data through DQ0-DQ7. Device operation in either byte-wide or word-wide mode is user-selectable and is determined by the logic state of \overline{BYTE} . When \overline{BYTE} is at a logic-high level, the device is in the word-wide mode and data is written to, or read from, I/O pins DQ0-DQ15. When \overline{BYTE} is at a logic-low level, the device is in the byte-wide mode and data is written to or read from I/O pins DQ0-DQ7. In the byte-wide mode, I/O pins DQ8-DQ14 are placed in the high-impedance state and DQ15/A_1 becomes the low-order address pin and selects either the upper or lower half of the array. Array data from the upper half (DQ8-DQ15) and the lower half (DQ0-DQ7) are multiplexed to appear on DQ0-DQ7. Table 6, Table 7, and Table 8 summarize operational modes.

SMJS829A - JANUARY 1996 - REVISED AUGUST 1997

byte-wide or word-wide mode selection (continued)

Table 6. Operation Modes for Word-Wide Mode ($\overline{BYTE} = V_{IH}$) (see Note 2)

MODE	WP	Ē	G	RP	w	A9	A0	VPP	DQ0-DQ15
Read	Х	VIL	VIL	VIH	VIH	Х	Х	Х	Data out
	Х	V _{IL}	V _{IL}	VIH	VIH	VID	VIL	Х	Manufacturer-equivalent code 0089h
Algorithm-selection mode	x	VIL	VIL	VIH	VIH	VID	VIH	х	Device-equivalent code 4470h (top boot block)
									Device-equivalent code 4471h (bottom boot block)
Output disable	Х	V_{IL}	V _{IH}	V _{IH}	V_{IH}	Х	Х	Х	Hi-Z
Standby	Х	VIH	Х	VIH	Х	Х	Х	Х	Hi-Z
Reset/deep power down	Х	Х	Х	V _{IL}	Х	Х	Х	Х	Hi-Z
Write (see Note 3)	V _{IL} or VIH	V _{IL}	VIH	VIH or VHH	VIL	Х	х	VPPL or VPPH	Data in

NOTES: 2. X = don't care

Table 7. Operation Modes for Byte-Wide Mode ($\overline{BYTE} = V_{IL}$) (see Note 2)

MODE	WP	E	G	RP	W	A9	Α0	V _{PP}	DQ15/A ₋₁	DQ8-DQ14	DQ0-DQ7				
Read lower byte	Х	VIL	VIL	٧ _{IH}	VIH	Х	Χ	Χ	V _{IL}	Hi-Z	Data out				
Read upper byte	Х	VIL	VIL	٧ _{IH}	VIH	Х	Х	Х	VIH	Hi-Z	Data out				
	X VIL VIL VIH VIH VID VI		VIL	Х	Х	Manufacturer-equivalent code 89h									
Algorithm-selection mode	Х	V.,	V.,	V	\/	\/ı=	V V	\/	X	\/ \	Va. V	V	X	11: 7	Device-equivalent code 70h (top boot block)
	^	V _{IL}	V _{IL}	VIH	VIH	VID	VIH	^	^	Hi-Z	Device-equivalent code 71h (bottom boot block)				
Output disable	Х	VIL	٧ _{IH}	٧ _{IH}	VIH	Х	Х	Х	Х	Hi-Z	Hi-Z				
Standby	Х	VIH	Х	٧ıH	Х	Х	Х	Х	Х	Hi-Z	Hi-Z				
Reset/deep power down	Х	Х	Х	V _{IL}	Х	Х	Х	Х	Х	Hi-Z	Hi-Z				
Write (see Note 3)	V _{IL} or V _{IH}	V _{IL}	VIH	VIH or VHH	V _{IL}	Х	Х	VPPL or VPPH	Х	Hi-Z	Data in				

NOTES: 2. X = don't care



^{3.} When writing commands to the '28F400Axy, Vpp must be in the appropriate Vpp voltage range (as shown in the recommended operating conditions table) for block-erase or program commands to be executed. Also, depending on the combination of RP and WP, the boot block can be secured and, therefore, is not programmable (see Table 2 for the combinations).

^{3.} When writing commands to the '28F400Axy, Vpp must be in the appropriate Vpp voltage range (as shown in the recommended operating conditions table) for block-erase or program commands to be executed. Also, depending on the combination of RP and WP, the boot block can be secured and, therefore, is not programmable (see Table 2 for the combinations).

byte-wide or word-wide mode selection (continued)

Table 8. Operation Modes for TMS28F004Axy

MODE	WP	Ē	G	RP	W	A9	A0	V _{PP}	DQ0-DQ7		
Read	Х	V _{IL}	V_{IL}	V_{IH}	V_{IH}	Х	Х	Х	Data out		
	Х	V_{IL}	V_{IL}	V_{IH}	V_{IH}	V_{ID}	V_{IL}	Χ	Manufacturer-equivalent code 89h		
Algorithm-selection mode									Device-equivalent code 78h (top boot block)		
7 agontum solosaon mode	Х	VIL	VIL	VIН	VIH	VID	VIH	Х	Device-equivalent code 79h (bottom boot block)		
Output disable	Х	V _{IL}	V _{IH}	V _{IH}	V _{IH}	Х	Х	Х	Hi-Z		
Standby	Х	VIH	Х	V_{IH}	Х	Х	Х	Χ	Hi-Z		
Reset/deep power down	Х	Х	Х	V _{IL}	Х	Х	Х	Х	Hi-Z		
Write (see Note 3)	V _{IL} or V _{IH}	V _{IL}	VIH	VIH or VHH	VIL	х	х	VPPL or VPPH	Data in		

NOTES: 2. X = don't care

command-state machine (CSM) operations

The CSM decodes instructions for read, read algorithm-selection code, read status register, clear status register, program, erase, erase-suspend, and erase-resume. The 8-bit command code is input to the device on DQ0-DQ7 (see Table 3 for CSM codes). During a program or erase cycle, the CSM informs the WSM that a program or erase cycle has been requested. During a program cycle, the WSM controls the program sequences and the CSM responds only to status reads.

During an erase cycle, the CSM responds to status read and erase-suspend commands. When the WSM has completed its task, the WSM status bit (SB7) is set to a logic-high level and the CSM responds to the full command set. The CSM stays in the current command state until the microprocessor issues another command.

The WSM successfully initiates an erase or program operation only when V_{PP} is within its correct voltage range. For data protection, it is recommended that RP be held at a logic-low level during a CPU reset.

clear status register

The internal circuitry can set only the V_{PP} status (SB3), the program status bit (SB4), and the erase status bit (SB5) of the status register. The clear-status-register command (50h) allows the external microprocessor to clear these status bits and synchronize to internal operations. When the status bits are cleared, the device returns to the read array mode.

^{3.} When writing commands to the '28F004Axy, Vpp must be in the appropriate Vpp voltage range (as shown in the recommended operating conditions table) for block-erase or program commands to be executed. Also, depending on the combination of RP and WP, the boot block can be secured and, therefore, is not programmable (see Table 2 for a list of the combinations).

SMJS829A - JANUARY 1996 - REVISED AUGUST 1997

read operations

There are three read operations available: read array, read algorithm-selection code, and read status register.

read array

The array level is read by entering the command code FFh on DQ0–DQ7. Control pins \overline{E} and \overline{G} must be at a logic-low level (V_{IL}) and \overline{W} and \overline{RP} must be at a logic-high level (V_{IH}) to read data from the array. Data is available on DQ0–DQ15 (word-wide mode) or DQ0–DQ7 (byte-wide mode). Any valid address within any of the blocks selects that block and allows data to be read from the block.

read algorithm-selection code

Algorithm-selection codes are read by entering command code 90h on DQ0–DQ7. Two bus cycles are required for this operation: the first to enter the command code and a second to read the device-equivalent code. Control pins \overline{E} and \overline{G} must be at a logic-low level (V_{IL}) and \overline{W} and \overline{RP} must be at a logic-high level (V_{IH}). Two identifier bytes are accessed by toggling A0. The manufacturer-equivalent code is obtained on DQ0–DQ7 with A0 at a logic-low level (V_{IL}). The device-equivalent code is obtained when A0 is set to a logic-high level (V_{IH}). Alternatively, the manufacturer- and device-equivalent codes can be read by applying V_{ID} (nominally 12 V) to A9 and selecting the desired code by toggling A0 high or low. All other addresses are "don't cares" (see Table 4, Table 6, Table 7, Table 8).

read status register

The status register is read by entering the command code 70h on DQ0-DQ7. Control pins \overline{E} and \overline{G} must be at a logic-low level (V_{IL}) and \overline{W} and \overline{RP} must be at a logic-high level (V_{IH}). Two bus cycles are required for this operation: one to enter the command code and a second to read the status register. In a given read cycle, status register contents are updated on the falling edge of \overline{E} or \overline{G} , whichever occurs last within the cycle.

programming operations

There are two CSM commands for programming: program setup and alternate program setup (see Table 3). After the desired command code is entered, the WSM takes over and correctly sequences the device to complete the program operation. During this time, the CSM responds only to status reads until the program operation has been completed, after which all commands to the CSM become valid again. Once a program command has been issued, the WSM normally cannot be interrupted until the program algorithm is completed (see Figure 3 and Figure 4).

Taking \overline{RP} to V_{IL} during programming aborts the program operation. During programming, V_{PP} must remain in the appropriate V_{PP} voltage range, as shown in the recommended operating conditions table. Different combinations of \overline{RP} , \overline{WP} , and $\overline{V_{PP}}$ pin voltage levels ensure that data in certain blocks are secure, and, therefore, cannot be programmed (see Table 2 for a list of combinations). Only 0s are written and compared during a program operation. If 1s are programmed, the memory cell contents do not change and no error occurs.

A program-setup command can be aborted by writing FFh (in byte-wide mode) or FFFFh (in word-wide mode) during the second cycle. After writing all 1s during the second cycle, the CSM responds only to status reads. When the WSM status bit (SB7) is set to a logic-high level, signifying the nonprogram operation is terminated, all commands to the CSM become valid again.



SMJS829A - JANUARY 1996 - REVISED AUGUST 1997

erase operations

There are two erase operations that can be performed by the TMS28F004Axy and TMS28F400Axy devices: block erase and erase suspend/erase resume. An erase operation must be used to initialize all bits in an array block to 1s. After block-erase confirm is issued, the CSM responds only to status reads or erase-suspend commands until the WSM completes its task.

block erasure

Block erasure inside the memory array sets all bits within the addressed block to logic 1s. Erasure is accomplished only by blocks; data at single address locations within the array cannot be erased individually. The block to be erased is selected by using any valid address within that block. Note that different combinations of \overline{RP} , \overline{WP} and V_{PP} pin voltage levels ensure that data in certain blocks are secure and, therefore, cannot be erased (see Table 2 for a list of combinations). Block erasure is initiated by a command sequence to the CSM: block-erase setup (20h) followed by block-erase confirm (D0h) (see Figure 5). A two-command erase sequence protects against accidental erasure of memory contents.

Erase setup and confirm commands are latched on the rising edge of \overline{E} or \overline{W} , whichever occurs first. Block addresses are latched during the block-erase-confirm command on the rising edge of \overline{E} or \overline{W} (see Figure 14 and Figure 15). When the block-erase-confirm command is complete, the WSM automatically executes a sequence of events to complete the block erasure. During this sequence, the block is programmed with logic 0s, data is verified, all bits in the block are erased, and finally, verification is performed to ensure that all bits are correctly erased. Monitoring of the erase operation is possible through the status register (see the subsection, "read status register").

erase suspend/erase resume

During the execution of an erase operation, the erase-suspend command (B0h) can be entered to direct the WSM to suspend the erase operation. Once the WSM has reached the suspend state, it allows the CSM to respond only to the read-array, read-status-register, and erase-resume commands. During the erase-suspend operation, array data must be read from a block other than the one being erased. To resume the erase operation, an erase-resume command (D0h) must be issued to cause the CSM to clear the suspend state previously set (see Figure 5 and Figure 6).

automatic power-saving mode

Substantial power savings are realized during periods when the array is not being read and the device is in the active mode. During this time, the device switches to the automatic power-saving (APS) mode. When the device switches to this mode, I_{CC} is typically reduced from 40 mA to 1 mA ($I_{OUT} = 0$ mA). The low level of power is maintained until another read operation is initiated. In this mode, the I/O pins retain the data from the last memory address read until a new address is read. This mode is entered automatically if no address or control pins toggle within approximately a 200-ns time-out period. At least one transition on \overline{E} must occur after power up to activate this mode.

reset/deep power-down mode

Very low levels of power consumption can be attained by using a special pin, \overline{RP} , to disable internal device circuitry. When \overline{RP} is at a CMOS logic-low level of 0.0 V \pm 0.2 V, a much lower I_{CC} value or power is achievable. This is important in portable applications where extended battery life is of major concern.

A recovery time is required when exiting from deep power-down mode. For a read-array operation, a minimum of $t_{d(RP)}$ is required before data is valid, and a minimum of $t_{rec(RPHE)}$ and $t_{rec(RPHW)}$ in deep power-down mode is required before data input to the CSM can be recognized. With \overline{RP} at ground, the WSM is reset and the status register is cleared, effectively eliminating accidental programming to the array during system reset. After restoration of power, the device does not recognize any operation command until \overline{RP} is returned to a V_{IH} or V_{HH} level.



SMJS829A - JANUARY 1996 - REVISED AUGUST 1997


reset/deep power-down mode (continued)

If $\overline{\mathsf{RP}}$ goes low during a program or erase operation, the device powers down and, therefore, becomes nonfunctional. Data being written or erased at that time becomes invalid or indeterminate, requiring that the operation be performed again after power restoration.

power-supply detection

 $\overline{\text{RP}}$ must be connected to the system reset/power good signal to ensure that proper synchronization is maintained between the CPU and the flash memory operating modes. The default state after power up and exit from deep power-down mode is read array. $\overline{\text{RP}}$ also is used to indicate that the power supply is stable so that the operating supply voltage can be established (3 V, 3.3 V or 5 V). Figure 10 shows the proper power-up sequence. To reset the operating supply voltage, the device must be completely powered off ($V_{CC} = 0 \text{ V}$) before the new supply voltage is detected.






BUS OPERATION	COMMAND	COMMENTS
Write	Write program setup	Data = 40h or 10h Addr = Address of byte to be programmed
Write	Write data	Data = Byte to be programmed Addr = Address of byte to be programmed
Read		Status-register data. Toggle G or E to update status register.
Standby		Check SB7 1 = Ready, 0 = Busy
1 '	sequent bytes	

Write FFh after the last byte-programming operation to reset the device to read-array mode.

FULL STATUS-REGISTER-CHECK FLOW




BUS OPERATION	COMMAND	COMMENTS
Standby		Check SB3 1 = Detect Vpp low (see Note B)
Standby		Check SB4 1 = Byte-program error (see Note C)

NOTES: A. Full status-register check can be done after each word or after a sequence of words.

- B. SB3 must be cleared before attempting additional program/erase operations.
- C. SB4 is cleared only by the clear-status-register command, but it does not prevent additional program operation attempts.

Figure 3. Automated Byte-Programming Flow Chart




BUS OPERATION	COMMAND	COMMENTS
Write	Write program setup	Data = 40h or 10h Addr = Address of word to be programmed
Write	Write data	Data = Word to be programmed Addr = Address of word to be programmed
Read		Status-register data. Toggle G or E to update status register.
Standby		Check SB7 1 = Ready, 0 = Busy

Repeat for subsequent words.

Write FFh after the last word-programming operation to reset the device to read-array mode.

FULL STATUS-REGISTER-CHECK FLOW




BUS OPERATION	COMMAND	COMMENTS
Standby		Check SB3 1 = Detect V _{PP} low (see Note B)
Standby		Check SB4 1 = Word-program error (see Note C)

- NOTES: A. Full status-register check can be done after each word or after a sequence of words.
 - B. SB3 must be cleared before attempting additional program/erase operations.
 - C. SB4 is cleared only by the clear-status-register command, but it does not prevent additional program operation attempts.


Figure 4. Automated Word-Programming Flow Chart





BUS OPERATION	COMMAND	СОММЕ	NTS					
Write	Write erase setup	Data = 20h Block Addr =	Address within block to be erased					
Write	Erase	Data = D0h Block Addr =						
Read		Status-register data. Toggle G or E to update status register						
Standby		Check SB7 1 = Ready, 0 =	: Busy					
Repeat for subsequent blocks Write FFh after the last block-erase operation to reset the device to read-array mode.								

FULL STATUS-REGISTER-CHECK FLOW




BUS OPERATION	COMMAND	COMMENTS
Standby		Check SB3 1 = Detect Vpp low (see Note B)
Standby		Check SB4 and SB5 1 = Block-erase error
Standby		Check SB5 1 = Block-erase error (see Note C)

NOTES: A. Full status-register check can be done after each word or after a sequence of words.

- B. SB3 must be cleared before attempting additional program/erase operations.
- C. SB5 is cleared only by the clear-status-register command in cases where multiple blocks are erased before full status is checked.

Figure 5. Automated Block-Erase Flow Chart



BUS OPERATION	COMMAND	COMMENTS						
Write	Erase suspend	Data = B0h						
Read		Status-register data. Toggle G or E to update status register.						
Standby		Check SB7 1 = Ready						
Standby		Check SB6 1 = Suspended						
Write	Read memory	Data = FFh						
Read		Read data from block other than that being erased.						
Write	Erase resume	Data = D0h						

NOTE A: See block-erase flowchart for complete erasure procedure.

Figure 6. Erase-Suspend/Resume Flow Chart

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†


Ditage range, V _{CC} (see Note 4)	0.6 V to 7 V
oltage range, VPP (see Note 4)0	.6 V to 14 V
age range: All inputs except A9, RP – 0.6 V to	o V _{CC} + 1 V
RP, A9 (see Note 5)	V to 13.5 V
oltage range (see Note 6) – 0.6 V to	o V _{CC} + 1 V
g free-air temperature range. T _A . during read/erase/program: L suffix	0°C to 70°C

E suffix – 40°C to 70°C Q suffix – 40°C to 125°C

Storage temperature range, T_{stq} – 65°C to 150°C

NOTES: 4. All voltage values are with respect to VSS.

- 5. The voltage on any input or output can undershoot to 2 V for periods less than 20 ns. See Figure 8.
- 6. The voltage on any input or output can overshoot to 7 V for periods less than 20 ns. See Figure 9.



NOTES: A. C_L includes probe and fixture capacitance.

- B. $A\bar{C}$ test conditions are driven at V_{IH} and V_{IL}, Timing measurements are made at V_{OH} and V_{OL} levels on both inputs and outputs. See Table 9 for values based on V_{CC} operating range..
- C. Each device must have a 0.1 µF ceramic capacitor connected to V_{CC} and V_{SS} as close as possible to the device pins.

Figure 7. Load Circuit and Voltage Waveforms

Table 9. AC Test Conditions

V _{CC} RANGE	loL	Іон	v _Z †	V _{OL}	Vон	٧ _{IL}	V _{IH}	CL	tf	tr
5 V ± 10%	2.1	-0.4	1.5	0.8	2.0	0.45	2.4	100	< 10	< 10
$3.3\pm0.3~\text{V}$	0.5	-0.5	1.5	1.5	1.5	0.0	3.0	50	< 10	< 10
2.7 to 3.6 V	0.1	-0.1	1.35	1.35	1.35	0.0	2.7	50	< 10	< 10

[†]V_Z is the measured value used to detect high impedance.




Figure 8. Maximum Negative Overshoot Waveform



[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

SMJS829A - JANUARY 1996 - REVISED AUGUST 1997




Figure 9. Maximum Positive Overshoot Waveform

capacitance over recommended ranges of supply voltage and operating free-air temperature

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
Ci	Input capacitance			8	pF
Co	Output capacitance	V _O = 0 V		12	pF

TMS28F004ASy and TMS28F400ASy

The TMS28F004ASy and the TMS28F400ASy configurations have the auto-select feature that allows alternative read and program/erase voltages. Memory reads can be performed using $V_{CC}=3.3\,\mathrm{V}$ for optimal power consumption or at $V_{CC}=5\,\mathrm{V}$ for device performance. Erasing or programming the device can be accomplished with $V_{PP}=5\,\mathrm{V}$, which eliminates having to use a 12-V source and/or in-system voltage converters. Alternatively, the 12-V V_{PP} operation exists for systems that already have a 12-V power supply that provides faster programming and erasing times. This configuration is offered in two temperature ranges (0°C to 70°C and -40°C to 85°C).

recommended operating conditions for TMS28F004ASy and TMS28F400ASy

				MIN	NOM	MAX	UNIT
V	Cupply voltage	During write/read/eress/eress suspend	3.3-V V _{CC} range	3	3.3	3.6	V
Vcc	Supply voltage	During write/read/erase/erase suspend	3.3-V V _{CC} range 3 3.3 3.5 3.5 5.5	5.5	V		
		During read only (VppL)	VPPL	0		6.5	
VPP	Supply voltage	During write/erase/erase suspend	5-V Vpp range	4.5	5	5.5	V
		During write/erase/erase suspend	12-V Vpp range	11.4	12	12.6	
		2.2.1/1/2.2 #22.00	TTL	2		V _{CC} + 0.5	
.	High-level dc input	3.3-V VCC range	CMOS	V _{CC} - 0.2		V _{CC} + 0.2	V
VIH	voltage	E V Ve e renge	TTL	2		V _{CC} + 0.3	\ \ \
		5-V V _{CC} range	CMOS	V _{CC} - 0.2		V _{CC} + 0.2	
		2.2.1/1/2.2 #22.00	TTL	- 0.5		0.8	
.	Low-level dc input	3.3-V V _{CC} range	CMOS	V _{SS} - 0.2		V _{SS} + 0.2	V
VIL	voltage	E VIVI a renge	TTL	- 0.3		0.8	\ \ \
		5-V V _{CC} range	CMOS	V _{SS} - 0.2		V _{SS} + 0.2	
VLKO	V _{CC} lock-out voltag	e from write/erase (see Note 7)		2			V
Vнн	RP unlock voltage			11.4	12	13	V
VPPLK	V _{PP} lock-out voltage	e from write/erase		0		1.5	V
Τ.	Operating free sints	man a ratura	L Suffix	0		70	°C
Тд	Operating free-air te	imperature	E Suffix	- 40		85	

NOTE 7: Mimimum value at $T_A = 25^{\circ}C$.

word/byte typical write and block-erase performance for TMS28F004ASy and TMS28F400ASy (see Notes 8 and 9)

		5	-V V _{PP}	RANGE				1	12-V V _{PF}	RANGE		
PARAMETER		3-V V _{CC} RANGE	;		-V V _{CC} RANGE			.3-V V _C RANGE			-V V _{CC} RANGE	
	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX
Main block-erase time		2.4			1.9			1.3			1.1	14
Main block-byte program time		1.7			1.4			1.6			1.2	4.2
Main block-word program time	1.1			0.9			0.8			0.6	2.1	
Parameter/boot-block erase time		0.84			0.8			0.44			0.34	7

NOTES: 8. Typical values shown are at $T_A = 25^{\circ}C$ and nominal conditions.

9. Excludes system-level overhead (all times in seconds)



SMJS829A - JANUARY 1996 - REVISED AUGUST 1997

electrical characteristics for TMS28F004ASy and TMS28F400ASy over recommended ranges of supply voltage and operating free-air temperature, using test conditions listed in Table 9 (unless otherwise noted)

	PARAMETER		TEST CONDITION	ONS	MIN	MAX	UNIT
V	High lavel de cuteut valte es	TTL	V _{CC} = V _{CC} MIN, I _{OH} = -2.5 m/	Ą	2.4		
VOH	High-level dc output voltage	CMOS	V _{CC} = V _{CC} MIN, I _{OH} = - 100 μ	A	V _{CC} - 0.4		V
VOL	Low-level dc output voltage		$V_{CC} = V_{CC} MIN, I_{OL} = 5.8 mA$			0.45	V
V_{ID}	A9 selection code voltage		During read algorithm-selection i	mode	11.4	12.6	V
IĮ	Input current (leakage), except for A9 = V _{ID} (see Note 10)	A9 when	$\frac{V_{CC} = V_{CC} \text{ MAX}, V_{I} = 0 \text{ V to } V_{C}}{\text{RP} = V_{HH}}$	CC MAX,		±1	μΑ
Ι _{ID}	A9 selection code current		A9 = V _{ID}			500	μА
I _{RP}	RP boot-block unlock current		RP = V _{HH}			500	μА
IO	Output current (leakage)		$V_{CC} = V_{CC} MAX, V_{O} = 0 V to V$	CC MAX		±10	μΑ
1	V - steed division at (steed by)		N== <n==< td=""><td>3.3-V V_{CC} range</td><td></td><td>15</td><td> ^</td></n==<>	3.3-V V _{CC} range		15	^
IPPS	Vpp standby current (standby)		VPB < VCC	5-V V _{CC} range		10	μΑ
1	Vpp supply current (reset/deep		= vv .v	3.3-V V _{CC} range		5	^
IPPL	power-down mode)		$\overline{RP} = V_{SS} \pm 0.2 \text{ V}, V_{PP} \leq V_{CC}$	5-V V _{CC} range		5	μΑ
	M		M SM	3.3-V V _{CC} range		200	
IPP1	V _{PP} supply current (active read)		VPP > VCC	5-V V _{CC} range		200	μΑ
				5-V Vpp range, 3.3-V V _{CC} range		30	
	Vpp supply current (active byte-w	rite)	Drogramming in program	5-V V _{PP} range, 5-V V _{CC} range		25	A
IPP2	(see Notes 11 and 12)		Programming in progress	12-V Vpp range, 3.3-V V _{CC} range		25	mA
				12-V Vpp range, 5-V V _{CC} range		20	
				5-V Vpp range, 3.3-V V _{CC} range		30	
	Vpp supply current (active word-w	rite)	Dragramming in progress	5-V V _{PP} range, 5-V V _{CC} range		25	A
IPP3	(see Notes 11 and 12)		Programming in progress	12-V Vpp range, 3.3-V V _{CC} range		25	mA
				12-V V _{PP} range, 5-V V _{CC} range		20	
				5-V Vpp range, 3.3-V V _{CC} range		30	
1	Vpp supply current (block-erase		Disek areas in progress	5-V V _{PP} range, 5-V V _{CC} range		20	A
IPP4	(see Notes 11 and 12)		Block-erase in progress	12-V V _{PP} range, 3.3-V V _{CC} range		25	mA
				12-V V _{PP} range, 5-V V _{CC} range		15	

NOTES: 10. DQ15/A_1 is tested for output leakage only.

11. Characterization data available

12. All ac current values are RMS unless otherwise noted.



SMJS829A - JANUARY 1996 - REVISED AUGUST 1997

electrical characteristics for TMS28F004ASy and TMS28F400ASy over recommended ranges of supply voltage and operating free-air temperature, (as on the previous page) using test conditions listed in Table 9 (unless otherwise noted) (continued)

	PARAMETE	R	TEST CONDITIONS	<u> </u>	MIN MAX	UNIT
				5-V V _{PP} range, 3.3-V V _{CC} range	200	
l	V _{PP} supply current (erase-suspend)	Disak arasa suspended	5-V V _{PP} range, 5-V V _{CC} range	200	^
IPP5	(see Notes 11 and 1		Block-erase suspended	12-V V _{PP} range, 3.3-V V _{CC} range	200	μА
				12-V Vpp range, 5-V V _{CC} range	200	
		TTI innutious	$V_{CC} = V_{CC} MAX,$	3.3-V V _{CC} range	1.5	mA
	V _{CC} supply current	TTL-input level	E = RP =VIH	5-V V _{CC} range	2	mA
Iccs	(standby)	OMOO is not be set	VCC = VCC MAX,	3.3-V V _{CC} range	110	μΑ
		CMOS-input level	$\frac{V_{CC} = V_{CC} \text{ MAX,}}{E = RP = V_{CC} \pm 0.2 \text{ V}}$	5-V V _{CC} range	130	μΑ
	V _{CC} supply current	(reset/deep		0°C to 70°C	8	
ICCL	power-down mode)	($\overline{RP} = V_{SS} \pm 0.2 \text{ V}; V_{CC} = V_{CC} \text{ MAX}$	– 40°C to 85°C	8	μΑ
			$\overline{\underline{E}} = V_{IL}$, $I_{OUT} = 0$ mA, $f = 5$ MHz, $\overline{G} = V_{IH}$	3.3-V V _{CC} range	30	,
lcc1	VCC supply	TTL-input level	$\overline{\underline{E}}$ = V _{IL} , I _{OUT} = 0 mA, f = 10 MHz, \overline{G} = V _{IH}	5-V V _{CC} range	65	mA
ICC1	current (active read)	01400 :	$\overline{\underline{E}}$ = V _{IL} , I _{OUT} = 0 mA, f = 5 MHz, \overline{G} = V _{CC}	3.3-V V _{CC} range	30	
		CMOS-input level	$\overline{\underline{E}} = V_{IL}$, $I_{OUT} = 0$ mA, $f = 10$ MHz, $\overline{G} = V_{CC}$	5-V V _{CC} range	60	mA
				5-V V _{PP} range, 3.3-V V _{CC} range	30	
laas	V _{CC} supply current	(active byte write)	V _{CC} = V _{CC} MAX,	5-V V _{PP} range, 5-V V _{CC} range	50	m ^
ICC2	(see Notes 11 and 12	2)	Programming in progress	12-V V _{PP} range, 3.3-V V _{CC} range	25	mA
				12-V V _{PP} range, 5-V V _{CC} range	45	
				5-V V _{PP} range, 3.3-V V _{CC} range	30	
loca	V _{CC} supply current		V _{CC} = V _{CC} MAX,	5-V V _{PP} range, 5-V V _{CC} range	50	mA
ICC3	(see Notes 11 and 12	2)	Programming in progress	12-V V _{PP} range, 3.3-V V _{CC} range	25	IIIA
				12-V V _{PP} range, 5-V V _{CC} range	45	

NOTES: 11. Characterization data available

12. All ac current values are RMS unless otherwise noted.



SMJS829A – JANUARY 1996 – REVISED AUGUST 1997

electrical characteristics for TMS28F004ASy and TMS28F400ASy over recommended ranges of supply voltage and operating free-air temperature, (as on the previous page) using test conditions listed in Table 9 (unless otherwise noted) (continued)

	PARAMETER	TEST CONDITIO	NS	MIN	MAX	UNIT
			5-V Vpp range, 3.3-V V _{CC} range		30	
ICC4	V _{CC} supply current (block-erase)	V _{CC} = V _{CC} MAX,	5-V Vpp range, 5-V Vcc range		35	mA
	(see Notes 11 and 12)	Block-erase in progress	12-V Vpp range, 3.3-V V _{CC} range		25	IIIA
			12-V Vpp range, 5-V V _{CC} range		30	
	V _{CC} supply current (erase suspend)	$V_{CC} = V_{CC} MAX, \overline{E} = V_{IH},$	3.3-V V _{CC} range		8	mA
	(see Notes 11 and 12)	Block erase suspended	5-V V _{CC} range		10	IIIA

NOTES: 11. Characterization data available

^{12.} All ac current values are RMS unless otherwise noted.

power-up and reset switching characteristics for TMS28F004ASy and TMS28F400ASy over recommended ranges of supply voltage (commercial and extended temperature ranges)(see Notes 11, 12, and 13)

	DADAMETED			'28F004 '28F400	•			'28F004 '28F400	•			'28F004 '28F400	•		
	PARAMETER	ALT. SYMBOL	3.3-V RAN		5-V V RAN		3.3-V RAN		5-V V RAN		3.3-V RAN		5-V V RAN		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{su(VCC)}	Setup time, RP low to V _{CC} at 4.5 V MIN (to V _{CC} at 3 V MIN or 3.6 V MAX) (see Note 14)	tPL5V tPL3V	0		0		0		0		0		0		ns
ta(DV)	Address valid to data valid	tAVQV		110		60		130		70		150		80	ns
t _{su(DV)}	Setup time, RP high to data valid	t _{PHQV}		800		450		800		450		800		450	ns
th(RP5)	Hold time, V_{CC} at 4.5 V (MIN) to \overline{RP} high	t ₅ VPH	2		2		2		2		2		2		μs
th(RP3)	Hold time, V _{CC} at 3 V (MIN) to RP high	t ₃ VPH	2		2		2		2		2		2		μs

NOTES: 11. Characterization data available

12. All ac current values are RMS unless otherwise noted.

13. \overline{E} and \overline{G} are switched low after power up.

14. The power supply can switch low concurrently with RP going low.

				'28F004 '28F400					ASy70 ASy70			'28F004 '28F400			
	PARAMETER	ALT. SYMBOL	3.3-V		5-V V RAN		3.3-V RAN		5-V V RAN		3.3-V RAN		5-V V RAN		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
ta(A)	Access time from A0-A17 (see Note 15)	^t AVQV		110		60		130		70		150		80	ns
t _{a(E)}	Access time from E	t _{ELQV}		110		60		130		70		150		80	ns
ta(G)	Access time from G	t _{GLQV}		65		35		80		40		90		40	ns
t _{c(R)}	Cycle time, read	t _{AVAV}	110		60		130		70		150		80		ns
^t d(E)	Delay time, $\overline{\overline{E}}$ low to low-impedance output	^t ELQX	0		0		0		0		0		0		ns
^t d(G)	Delay time, \overline{G} low to low-impedance output	^t GLQX	0		0		0		0		0		0		ns
tdis(E)	Disable time, $\overline{\overline{E}}$ to high-impedance output	^t EHQZ		55		25		70		30		80		30	ns
tdis(G)	Disable time, $\overline{\mathbf{G}}$ to high-impedance output	^t GHQZ		45		25		55		30		60		30	ns
th(D)	Hold time, DQ valid from A0-A17, \overline{E} , or \overline{G} , whichever occurs first (see Note 15)	^t AXQX	0		0		0		0		0		0		ns
t _{su(EB)}	Setup time, BYTE from E low	^t ELFL ^t ELFH		5		5		5		5		5		5	ns
^t d(RP)	Output delay time from RP high	^t PHQV		800		450		800		450		800		450	ns
^t dis(BL)	Disable time, BYTE low to DQ8-DQ15 in high-impedance state	^t FLQZ		45		25		55		30		60		30	ns
^t a(BH)	Access time from BYTE going high	^t FHQV		110		60		130		70		150		80	ns

NOTE 15: A₁-A17 for byte-wide



TEXAS INSTRUMENTS POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

timing requirements for TMS28F004ASy and TMS28F400ASy

write/erase operations — \overline{W} -controlled writes

			'28F004ASy60 '28F400ASy60					ASy70 ASy70				ASy80 DASy80			
		ALT. SYMBOL	3.3-V RAN		5-V \ RAN		3.3-V RAN		5-V V RAN	CC GE	3.3-V RAN		5-V \ RAN		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{c(W)}	Cycle time, write	t _{AVAV}	110		60		130		70		150		80		ns
t _C (W)OP	Cycle time, duration of programming operation	tWHQV1	6		6		6		6		6		6		μs
t _{c(W)ERB}	Cycle time, erase operation (boot block)	tWHQV2	0.3		0.3		0.3		0.3		0.3		0.3		s
t _{c(W)ERP}	Cycle time, erase operation (parameter block)	tWHQV3	0.3		0.3		0.3		0.3		0.3		0.3		s
t _c (W)ERM	Cycle time, erase operation (main block)	tWHQV4	0.6		0.6		0.6		0.6		0.6		0.6		s
t _{d(RPR)}	Delay time, boot-block relock	^t PHBR		200		100		200		100		200		100	ns
th(A)	Hold time, A0-A17 (see Note 15)	tWHAX	0		0		0		0		0		0		ns
^t h(D)	Hold time, DQ valid	tWHDX	0		0		0		0		0		0		ns
th(E)	Hold time, E	tWHEH	0		0		0		0		0		0		ns
th(VPP)	Hold time, Vpp from valid status register bit	tQVVL	0		0		0		0		0		0		ns
th(RP)	Hold time, RP at V _{HH} from valid status register bit	^t QVPH	0		0		0		0		0		0		ns
t _{h(WP)}	Hold time, WP from valid status register bit	tWHPL	0		0		0		0		0		0		ns
t _{su(WP)}	Setup time, WP before write operation	^t ELPH	90		50		105		50		120		50		ns
t _{su(A)}	Setup time, A0-A17 (see Note 15)	t _{AVWH}	90		50		105		50		120		50		ns
t _{su(D)}	Setup time, DQ	^t DVWH	90		50		105		50		120		50		ns
t _{su(E)}	Setup time, E before write operation	tELWL	0		0		0		0		0		0		ns

NOTE 15: A₋₁ - A17 for byte-wide

TMS28F004Axy, TMS28F400Axy 524288 BY 8-BIT/262144 BY 16-BIT AUTO-SELECT BOOT-BLOCK FLASH MEMORIES SMJS829A- JANUARY 1996 - REVISED AUGUST 1997

timing requirements for TMS28F004ASy and TMS28F400ASy (continued)

write/erase operations — \overline{W} -controlled writes

				'28F004 '28F400	-				ASy70 ASy70			'28F004 '28F400	•		
		ALT. SYMBOL	3.3-V RAN		5-V V RAN		3.3-V RAN		5-V V RAN	~~	3.3-V RAN		5-V V RAN		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
tsu(RP)	Setup time, $\overline{\text{RP}}$ at V_{HH} to \overline{W} going high	^t PHHWH	200		100		200		100		200		100		ns
t _{su(VPP)1}	Setup time, V_{PP} to \overline{W} going high	t _{VPWH}	200		100		200		100		200		100		ns
t _{w(W)}	Pulse duration, W low	tWLWH	90		50		105		50		120		50		ns
t _{w(WH)}	Pulse duration, W high	tWHWL	20		10		25		20		30		30		ns
trec(RPHW)	Recovery time, \overline{RP} high to \overline{W} going low	^t PHWL	800		450	·	800	·	450		800		450		ns



timing requirements for TMS28F004ASy and TMS28F400ASy

write/erase operations — \overline{E} -controlled writes

					ASy60 ASy60				ASy70 ASy70			'28F004 '28F400	•		
		ALT. SYMBOL	3.3-V V RANG		5-V \ RAN		3.3-V RAN		5-V V RAN		3.3-V RAN		5-V V RAN		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _C (E)	Cycle time, write	t _{AVAV}	110		60		130		70		150		80		ns
t _{c(E)OP}	Cycle time, duration of programming operation	^t EHQV1	6		6		6		6		6		6		μs
t _{c(E)ERB}	Cycle time, erase operation (boot block)	^t EHQV2	0.3		0.3		0.3		0.3		0.3		0.3		s
t _{c(E)ERP}	Cycle time, erase operation (parameter block)	^t EHQV3	0.3		0.3		0.3		0.3		0.3		0.3		s
t _c (E)ERM	Cycle time, erase operation (main block)	^t EHQV4	0.6		0.6		0.6		0.6		0.6		0.6		s
td(RPR)	Delay time, boot-block relock	^t PHBR		200		100		200		100		200		100	ns
t _{h(A)}	Hold time, A0-A17 (see Note 15)	^t EHAX	0		0		0		0		0		0		ns
^t h(D)	Hold time, DQ valid	^t EHDX	0		0		0		0		0		0		ns
th(W)	Hold time, W	^t EHWH	0		0		0		0		0		0		ns
th (VPP)	Hold time, Vpp from valid status-register bit	tQVVL	0		0		0		0		0		0		ns
^t h(RP)	Hold time, RP at V _{HH} from valid status-register bit	^t QVPH	0		0		0		0		0		0		ns
th(WP)	Hold time, WP from valid status register bit	tWHPL	0		0		0		0		0		0		ns
t _{su(WP)}	Setup time, WP before write operation	^t ELPH	90		50		105		50		120		50		ns
t _{su(A)}	Setup time, A0-A17 (see Note 15)	^t AVEH	90		50		105		50		120		50		ns
t _{su(D)}	Setup time, DQ	^t DVEH	90		50		105		50		120		50		ns
tsu(W)	Setup time, \overline{W} before write operation	tWLEL	0		0		0		0		0		0		ns

NOTE 15: A₋₁-A17 for byte-wide

TMS28F004Axy, TMS28F400Axy
524288 BY 8-BIT/262144 BY 16-BIT
AUTO-SELECT BOOT-BLOCK FLASH MEMORIES
SMJS829A-JANUARY 1996 - REVISED AUGUST 1997

TMS28F004Axy, TMS28F400Axy 524288 BY 8-BIT/262144 BY 16-BIT AUTO-SELECT BOOT-BLOCK FLASH MEMORIES SMJS829A- JANUARY 1996 - REVISED AUGUST 1997

timing requirements for TMS28F004ASy and TMS28F400ASy (continued)

write/erase operations — E-controlled writes

				'28F004 '28F400	-			'28F004 '28F400	•		l	'28F004 '28F400	•		
		ALT. SYMBOL	3.3-V RAN		5-V V RAN		3.3-V RAN		5-V \ RAN		3.3-V RAN		5-V V RAN		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
tsu(RP)	Setup time, \overline{RP} at V_{HH} to \overline{E} going high	[†] PHHEH	200		100		200		100		200		100		ns
t _{su(VPP)2}	Setup time, V_{PP} to \overline{E} going high	t VPEH	200		100		200		100		200		100		ns
t _{w(E)}	Pulse duration, E low	^t ELEH	90		50		105		50		120		50		ns
tw(EH)	Pulse duration, E high	^t EHEL	20	, and the second	10		25		20		30		30		ns
trec(RPHE)	Recovery time, \overline{RP} high to \overline{E} going low	^t PHEL	800	·	450	·	800		450	·	800	·	450	·	ns



TMS28F004AEy and TMS28F400AEy

The TMS28F004AEy and the TMS28F400AEy configurations offer the auto-select feature of the TMS28F400ASy with an extended V_{CC} from a low 2.7-V to 3.6-V range (3-V nominal). Memory reads can be performed using a $V_{CC} = 3$ V, allowing for more efficient power consumption than the 'ASy device.

recommended operating conditions for TMS28F004AEy and TMS28F400AEy

				MIN	NOM	MAX	UNIT
Vac	Cupply voltage	During write/read/erase/erase suspend	3-V V _{CC} range	2.7	3	3.6	V
Vcc	Supply voltage	During write/read/erase/erase suspend	5-V V _{CC} range	4.5	5	5.5	\ \ \
		During read only (VPPL)	V _{PPL}	0		6.5	
VPP	Supply voltage	During write/erase/erase suspend	5-V V _{PP} range	4.5	5	5.5	V
		Duffing write/erase/erase suspend	12-V V _{PP} range	11.4	12	12.6	
		2 \/ \/ o a rango	TTL	2		V _{CC} + 0.5	
\	High-level dc input	3-V VCC range	CMOS	V _{CC} - 0.2		V _{CC} + 0.2	. ,
VIH	voltage	E V Ve e renge	TTL	2		V _{CC} + 0.3]
		5-V VCC range	CMOS	V _{CC} - 0.2		V _{CC} + 0.2	
		2 // // rango	TTL	- 0.5	4 12 12.6 2 V _{CC} + 0.5 -0.2 V _{CC} + 0.2 2 V _{CC} + 0.3 -0.2 V _{CC} + 0.2 5 0.8 -0.2 V _{SS} + 0.2 3 0.8 -0.2 V _{SS} + 0.2 2		
\	Low-level dc input	3-V V _{CC} range	CMOS	V _{SS} - 0.2		$V_{SS} + 0.2$	_
VIL	voltage	E V Ve e rango	TTL	- 0.3		0.8]
		5-V VCC range	CMOS	V _{SS} - 0.2		V _{SS} + 0.2	
VLKO	V _{CC} lock-out voltag	e from write/erase (see Note 7)		2			V
VHH	RP unlock voltage			11.4	12	13	V
VPPLK	V _{PP} lock-out voltage	e from write/erase		0		1.5	V
т.	Operating free sints	mporatura	L Suffix	0		70	°C
TA	Operating free-air te	imperature	E Suffix	- 40		85	

NOTE 7: Mimimum value at $T_A = 25^{\circ}C$.

word/byte typical write and block-erase performance for TMS28F004AEy and TMS28F400AEy (see Notes 8 and 9)

	5-V V _{PP} RANGE					12-V V _{PP} RANGE						
PARAMETER	3-V V _{CC} RANGE		5-V V _{CC} RANGE		3-V V _{CC} RANGE			5-V V _{CC} RANGE				
	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX
Main block-erase time		2.4			1.9			1.3			1.1	14
Main block-byte program time		1.7			1.4			1.6			1.2	4.2
Main block-word program time		1.1			0.9			0.8			0.6	2.1
Parameter/boot-block erase time		0.84			0.8			0.44			0.34	7

NOTES: 8. Typical values shown are at $T_A = 25^{\circ}C$ and nominal conditions.

9. Excludes system-level overhead (all times in seconds)

SMJS829A - JANUARY 1996 - REVISED AUGUST 1997

electrical characteristics for TMS28F004AEy and TMS28F400AEy over recommended ranges of supply voltage and operating free-air temperature using test conditions listed in Table 9 (unless otherwise noted)

PARAMETER			TEST CONDITION	MIN	MAX	UNIT		
\/-··	High-level dc output voltage	TTL	$V_{CC} = V_{CC} MIN, I_{OH} = -2.5 mA$		2.4		V	
VOH		CMOS	V _{CC} = V _{CC} MIN, I _{OH} = - 100 μA		V _{CC} - 0.4		V	
VOL	Low-level dc output voltage		$V_{CC} = V_{CC} MIN, I_{OL} = 5.8 mA$			0.45	V	
VID	A9 selection code voltage		During read algorithm-selection mode		11.4	12.6	V	
IĮ	Input current (leakage), except for A9 when A9 = V _{ID} (see Note 10)		$V_{CC} = V_{CC} \text{ MAX}, V_I = 0 \text{ V to } V_{CC} \text{ MAX}, \overline{RP} = V_{HH}$			±1	μΑ	
I _{ID}	A9 selection code current		A9 = V _{ID}			500	μА	
I _{RP}	RP boot-block unlock current		RP = V _{HH}			500	μА	
ΙO	Output current (leakage)		$V_{CC} = V_{CC} MAX, V_{O} = 0 V to V$	CC MAX		±10	μА	
	Vpp standby current (standby)		N== <n==< td=""><td>3-V V_{CC} range</td><td></td><td>15</td><td> ^</td></n==<>	3-V V _{CC} range		15	^	
IPPS			Nbb < NCC	5-V V _{CC} range		10	μΑ	
	Vpp supply current (reset/deep power-down mode)		$\overline{RP} = V_{SS} \pm 0.2 \text{ V}, V_{PP} \leq V_{CC}$	3-V V _{CC} range		5		
IPPL				5-V V _{CC} range		5	μΑ	
	PP1 VPP supply current (active read)		V > V	3-V V _{CC} range		200	μА	
iPP1			VPP ≥ VCC	5-V V _{CC} range	200		μΑ	
				5-V Vpp range, 3-V Vcc range		30		
I _{PP2}	Vpp supply current (active byte-write) (see Notes 11 and 12)		December in the second	5-V Vpp range, 5-V Vcc range		25	4	
			Programming in progress	12-V Vpp range, 3-V V _{CC} range		25	mA	
				12-V Vpp range, 5-V V _{CC} range		20		
				5-V V _{PP} range, 3-V V _{CC} range		30		
1	Vpp supply current (active word-write)	rite)	5-V Vpp range, 5-V VCC range			25	4	
IPP3	(see Notes 11 and 12)		Programming in progress	12-V Vpp range, 3-V V _{CC} range		25	mA	
				12-V V _{PP} range, 5-V V _{CC} range		20		

NOTES: 10. $DQ15/A_{-1}$ is tested for output leakage only.

11. Characterization data available

12. All ac current values are RMS unless otherwise noted.

SMJS829A - JANUARY 1996 - REVISED AUGUST 1997

electrical characteristics for TMS28F004AEy and TMS28F400AEy over recommended ranges of supply voltage and operating free-air temperature using test conditions given in Table 9 (unless otherwise noted) (continued)

PARAMETER		R	TEST CONDITIONS	MIN MAX	UNIT		
	Vpp supply current (block-erase)			5-V V _{PP} range, 3-V V _{CC} range	30	m ^	
IPP4 VPP supply current (legel Notes 11 and 12			Block-erase in progress	5-V Vpp range, 5-V VCC range	20	mA	
		12-V V _{PP} range, 3-V V _{CC} range		25	mA		
				12-V Vpp range, 5-V VCC range	15	IIIA	
			Block-erase suspended	5-V VPP range, 3-V VCC range	200	μΑ	
loos	Vpp supply current (erase-suspend)		5-V VPP range, 5-V VCC range	200	μΑ	
	(see Notes 11 and 12			12-V V _{PP} range, 3-V V _{CC} range	200	μА	
				12-V Vpp range, 5-V V _{CC} range	200	μΑ	
	V _{CC} supply current (standby)	TTL-input level	$\frac{V_{CC} = V_{CC} \text{ MAX}}{E = RP = V_{IH}}$	3-V V _{CC} range	1.5	mA	
Iccs		11L-IIIput level		5-V V _{CC} range	2	IIIA	
1003		CMOS-input level	$\frac{V_{CC} = V_{CC} \text{ MAX,}}{E = RP = WP = V_{CC} \pm 0.2 \text{ V}}$	3-V V _{CC} range	110	μΑ	
				5-V V _{CC} range	130	, ,	
VCC supply current (re		reset/deep	$\overline{RP} = V_{SS} \pm 0.2 \text{ V}; V_{CC} = V_{CC} \text{ MAX}$	0°C to 70°C	8	μΑ	
001	power-down mode)		111 - VSS ± 0.2 V, VCC - VCC 101101	– 40°C to 85°C	8		
	V _{CC} supply current (active read)	current (active	$\overline{\underline{E}} = V_{IL}$, $I_{OUT} = 0$ mA, $f = 5$ MHz, $\overline{G} = V_{IH}$	3.3-V V _{CC} range	30	mA	
loor			$\overline{\frac{E}{G}} = V_{IL}$, $I_{OUT} = 0$ mA, $f = 10$ MHz,	5-V V _{CC} range	65		
ICC1			$\overline{\underline{E}} = V_{IL}$, $I_{OUT} = 0$ mA, $f = 5$ MHz, $\overline{G} = V_{CC}$	3.3-V V _{CC} range	30		
			$\overline{\overline{\underline{E}}} = V_{IL}$, $I_{OUT} = 0$ mA, $f = 10$ MHz, $\overline{\overline{G}} = V_{CC}$	5-V V _{CC} range	60	mA mA	
	V _{CC} supply current (active byte-write)		V _{CC} = V _{CC} MAX,	5-V V _{PP} range, 3-V V _{CC} range	30		
I _{CC2}				5-V V _{PP} range, 5-V V _{CC} range	50	^	
	(see Notes 11 and 12	2)	Programming in progress	12-V V _{PP} range, 3-V V _{CC} range	25	mA mA	
				12-V V _{PP} range, 5-V V _{CC} range	45		

NOTES: 11. Characterization data available

12. All ac current values are RMS unless otherwise noted.



SMJS829A - JANUARY 1996 - REVISED AUGUST 1997

electrical characteristics for TMS28F004AEy and TMS28F400AEy over recommended ranges of supply voltage and operating free-air temperature using test conditions given in Table 9 (unless otherwise noted) (continued)

	PARAMETER	TEST CONDITIONS		MIN	MAX	UNIT
ICC3	V _{CC} supply current (active word-write) (see Notes 11 and 12)		5-V Vpp range, 3-V V _{CC} range		30	
		V _{CC} = V _{CC} MAX, Programming in progress	5-V Vpp range, 3-V V _{CC} range		50	mA
			12-V V _{PP} range, 3-V V _{CC} range		25	
			12-V V _{PP} range, 5-V V _{CC} range		45	
ICC4	V _{CC} supply current (block-erase) (see Notes 11 and 12)	V _{CC} = V _{CC} MAX, Block-erase in progress	5-V Vpp range, 3-V V _{CC} range		30	mA
			5-V Vpp range, 5-V V _{CC} range		35	
			12-V V _{PP} range, 3-V V _{CC} range		25	IIIA
			12-V V _{PP} range, 5-V V _{CC} range		30	
	V _{CC} supply current (erase-suspend) (see Notes 11 and 12)	$V_{CC} = V_{CC} \text{ MAX}, \overline{E} = V_{IH},$ Block-erase suspended	3-V V _{CC} range			
I _{CC5}			3.3-V V _{CC} range		8	mA
	,	2.00.0000000000000000000000000000000000	5-V V _{CC} range		10	

NOTES: 11. Characterization data available

^{12.} All ac current values are RMS unless otherwise noted.

SMJS829A - JANUARY 1996 - REVISED AUGUST 1997

power-up and reset switching characteristics for TMS28F004AEy and TMS28F400AEy over recommended ranges of supply voltage (commercial and extended temperature ranges) (see Notes 11, 12, and 13)

		l					
	PARAMETER	ALT. SYMBOL	3-V V _{CC} RANGE		5-V V _{CC} RANGE		UNIT
			MIN	MAX	MIN	MAX	
t _{su(VCC)}	Setup time, $\overline{\text{RP}}$ low to V _{CC} at 4.5 V MIN (to V _{CC} at 2.7 V MIN or 3.6 V MAX) (see Note 14)	tPL5V tPL3V	0		0		ns
ta(DV)	Address valid to data valid	t _{AVQV}		110		60	ns
t _{su(DV)}	Setup time, RP high to data valid	tPHQV		800		450	ns
th(RP5)	Hold time, V _{CC} at 4.5 V (MIN) to RP high	t ₅ VPH	2		2		μs
th(RP3)	Hold time, V _{CC} at 2.7 V (MIN) to RP high	t3VPH	2		2		μs

	PARAMETER		'28F004AEy70 '28F400AEy70			'28F004AEy80 '28F400AEy80					
			ALT. YMBOL 3-V VCC RANGE		5-V V _{CC} RANGE		3-V V _{CC} RANGE				UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{su(VCC)}	Setup time, RP low to V _{CC} at 4.5 V MIN (to V _{CC} at 2.7 V MIN or 3.6 V MAX) (see Note 14)	tPL5V tPL3V	0		0		0		0		ns
ta(DV)	Address valid to data valid	t _{AVQV}		150		70		150		80	ns
t _{su(DV)}	Setup time, RP high to data valid	^t PHQV		800		450		800		450	ns
th(RP5)	Hold time, V _{CC} at 4.5 V (MIN) to RP high	^t 5VPH	2		2		2		2		μs
th(RP3)	Hold time, V _{CC} at 2.7 V (MIN) to $\overline{\text{RP}}$ high	^t 3VPH	2		2		2		2	·	μs

NOTES: 11. Characterization data available

12. All ac current values are RMS unless otherwise noted.

13. \overline{E} and \overline{G} are switched low after power up.

14. The power supply can switch low concurrently with \overline{RP} going low.

SMJS829A - JANUARY 1996 - REVISED AUGUST 1997

switching characteristics for TMS28F004AEy and TMS28F400AEy over recommended ranges of supply voltage (commercial and extended temperature ranges)

read operations

				'28F004 '28F400				'28F004 '28F400	AEy70 AEy70		
	PARAMETER	ALT. SYMBOL	3-V \ RAN	CC GE	5-V \ RAN		3-V \ RAN		5-V \ RAN		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
ta(A)	Access time from A0-A17 (see Note 15)	tAVQV		110		60		130		70	ns
t _{a(E)}	Access time from E	tELQV		110		60		130		70	ns
ta(G)	Access time from G	^t GLQV		65		35		80		40	ns
t _{c(R)}	Cycle time, read	t _{AVAV}	110		60		130		70		ns
^t d(E)	Delay time, $\overline{\mathbf{E}}$ low to low-impedance output	^t ELQX	0		0		0		0		ns
^t d(G)	Delay time, $\overline{\mathbf{G}}$ low to low-impedance output	^t GLQX	0		0		0		0		ns
^t dis(E)	Disable time, $\overline{\overline{E}}$ to high-impedance output	^t EHQZ		55		25		70		30	ns
^t dis(G)	Disable time, $\overline{\mathbf{G}}$ to high-impedance output	^t GHQZ		45		25		55		30	ns
^t h(D)	Hold time, DQ valid from A0-A17, \overline{E} , or \overline{G} , whichever occurs first (see Note 15)	tAXQX	0		0		0		0		ns
t _{su(EB)}	Setup time, BYTE from E low	tELFL tELFH		5		5		5		5	ns
t _{d(RP)}	Output delay time from RP high	tPHQV		800		450		800		450	ns
^t dis(BL)	Disable time, BYTE low to DQ8-DQ15 in the high-impedance state	^t FLQZ		45		25		55		30	ns
^t a(BH)	Access time from BYTE going high	^t FHQV		110		60		130		70	ns

NOTE 15: A₋₁-A17 for byte-wide

switching characteristics for TMS28F004AEy and TMS28F400AEy over recommended ranges of supply voltage (commercial and extended temperature ranges) (continued)

				'28F004 '28F400	-		
	PARAMETER	ALT. SYMBOL	3-V V _{CC} RANGE		5-V V _{CC} RANGE		UNIT
			MIN	MAX	MIN	MAX	
ta(A)	Access time from A0-A17 (see Note 15)	^t AVQV		150		80	ns
ta(E)	Access time from E	tELQV		150		80	ns
ta(G)	Access time from G	t _{GLQV}		90		40	ns
t _{c(R)}	Cycle time, read	t _{AVAV}	150		80		ns
t _{d(E)}	Delay time, $\overline{\overline{E}}$ low to low-impedance output	t _{ELQX}	0		0		ns
^t d(G)	Delay time, \overline{G} low to low-impedance output	tGLQX	0		0		ns
tdis(E)	Disable time, $\overline{\overline{E}}$ to high-impedance output	t _{EHQZ}		80		30	ns
tdis(G)	Disable time, $\overline{\overline{G}}$ to high-impedance output	tGHQZ		60		30	ns
^t h(D)	Hold time, DQ valid from A0-A17, \overline{E} , or \overline{G} , whichever occurs first (see Note 15)	tAXQX	0		0		ns
t _{su(EB)}	Setup time, BYTE from E low	^t ELFL ^t ELFH		5		5	ns
^t d(RP)	Output delay time from RP high	^t PHQV		800		450	ns
^t dis(BL)	Disable time, BYTE low to DQ8-DQ15 in the high-impedance state	^t FLQZ		60		30	ns
^t a(BH)	Access time from BYTE going high	t _{FHQV}		150		80	ns

NOTE 15: A₋₁-A17 for byte-wide

SMJS829A - JANUARY 1996 - REVISED AUGUST 1997

timing requirements for TMS28F004AEy and TMS28F400AEy

write/erase operations — \overline{W} -controlled writes

				'28F004 '28F400			
		ALT. SYMBOL	3-V \ RAN		5-V \ RAN		UNIT
			MIN	MAX	MIN	MAX	
t _{c(W)}	Cycle time, write	t _{AVAV}	110		60		ns
t _{c(W)} OP	Cycle time, duration of programming operation	tWHQV1	6		6		μs
tc(W)ERB	Cycle time, erase operation (boot block)	tWHQV2	0.3		0.3		S
t _{c(W)} ERP	Cycle time, erase operation (parameter block)	tWHQV3	0.3		0.3		S
tc(W)ERM	Cycle time, erase operation (main block)	tWHQV4	0.6		0.6		s
t _d (RPR)	Delay time, boot-block relock	t _{PHBR}		200		100	ns
t _{h(A)}	Hold time, A0-A17 (see Note 15)	tWHAX	0		0		ns
th(D)	Hold time, DQ valid	tWHDX	0		0		ns
t _{h(E)}	Hold time, E	tWHEH	0		0		ns
th(VPP)	Hold time, Vpp from valid status register bit	tQVVL	0		0		ns
th(RP)	Hold time, RP at V _{HH} from valid status register bit	t _{QVPH}	0		0		ns
th(WP)	Hold time, WP from valid status register bit	tWHPL	0		0		ns
t _{su(WP)}	Setup time, WP before write operation	t _{ELPH}	90		50		ns
t _{su(A)}	Setup time, A0-A17 (see Note 15)	t _{AVWH}	90		50		ns
t _{su(D)}	Setup time, DQ	tDVWH	90		50		ns
t _{su(E)}	Setup time, E before write operation	t _{ELWL}	0		0		ns
t _{su(RP)}	Setup time, \overline{RP} at V_{HH} to \overline{W} going high	^t PHHWH	200		100		ns
t _{su(VPP)1}	Setup time, Vpp to \overline{W} going high	tvpwh	200		100		ns
t _{w(W)}	Pulse duration, \overline{W} low	tWLWH	90		50		ns
tw(WH)	Pulse duration, \overline{W} high	tWHWL	20		10		ns
trec(RPHW)	Recovery time, RP high to W going low	t _{PHWL}	800		450		ns

NOTE 15: A_{-1} – A17 for byte-wide



timing requirements for TMS28F004AEy and TMS28F400AEy (continued)

write/erase operations — \overline{W} -controlled writes

				'28F004 '28F400				'28F004 '28F400			
		ALT. SYMBOL	3.0-V RAN		5-V \ RAN		3.0-V RAN		5-V \ RAN		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{c(W)}	Cycle time, write	t _{AVAV}	130		70		150		80		ns
t _{c(W)} OP	Cycle time, duration of programming operation	tWHQV1	6		6		6		6		μs
tc(W)ERB	Cycle time, erase operation (boot block)	tWHQV2	0.3		0.3		0.3		0.3		s
^t c(W)ERP	Cycle time, erase operation (parameter block)	tWHQV3	0.3		0.3		0.3		0.3		S
tc(W)ERM	Cycle time, erase operation (main block)	tWHQV4	0.6		0.6		0.6		0.6		S
t _d (RPR)	Delay time, boot-block relock	^t PHBR		200		100		200		100	ns
^t h(A)	Hold time, A0-A17 (see Note 15)	tWHAX	0		0		0		0		ns
th(D)	Hold time, DQ valid	tWHDX	0		0		0		0		ns
th(E)	Hold time, E	tWHEH	0		0		0		0		ns
^t h(VPP)	Hold time, Vpp from valid status register bit	tQVVL	0		0		0		0		ns
^t h(RP)	Hold time, RP at V _{HH} from valid status register bit	^t QVPH	0		0		0		0		ns
^t h(WP)	Hold time, WP from valid status register bit	tWHPL	0		0		0		0		ns
t _{su(WP)}	Setup time, WP before write operation	^t ELPH	105		50		120		50		ns
t _{su(A)}	Setup time, A0-A17 (see Note 15)	^t AVWH	105		50		120		50		ns
t _{su(D)}	Setup time, DQ	tDVWH	105		50		120		50		ns
t _{su(E)}	Setup time, $\overline{\overline{E}}$ before write operation	tELWL	0		0		0		0		ns
t _{su(RP)}	Setup time, RP at V _{HH} to W going high	^t PHHWH	200		100		200		100		ns
tsu(VPP)1	Setup time, VPP to W going high	t∨PWH	200		100		200		100		ns
t _{w(W)}	Pulse duration, \overline{W} low	tWLWH	105		50		120		50		ns
tw(WH)	Pulse duration, W high	tWLWL	25		20		30		30		ns
trec(RPHW)	Recovery time, RP high to W going low	^t PHWL	800		450		800		450		ns

NOTE 15: A₋₁ – A17 for byte-wide

SMJS829A - JANUARY 1996 - REVISED AUGUST 1997

timing requirements for TMS28F004AEy and TMS28F400AEy

write/erase operations — $\overline{\mathsf{E}}$ -controlled writes

				'28F004 '28F400			
		ALT. SYMBOL	3-V \ RAN		5-V \ RAN		UNIT
			MIN	MAX	MIN	MAX	
t _{c(E)}	Cycle time, write	t _{AVAV}	110		60		ns
t _c (E)OP	Cycle time, duration of programming operation	tEHQV1	6		6		μs
t _c (E)ERB	Cycle time, erase operation (boot block)	tEHQV2	0.3		0.3		S
t _c (E)ERP	Cycle time, erase operation (parameter block)	tEHQV3	0.3		0.3		S
t _c (E)ERM	Cycle time, erase operation (main block)	tEHQV4	0.6		0.6		S
t _d (RPR)	Delay time, boot-block relock	^t PHBR		200		100	ns
t _{h(A)}	Hold time, A0-A17 (see Note 15)	^t EHAX	0		0		ns
^t h(D)	Hold time, DQ valid	^t EHDX	0		0		ns
th(W)	Hold time, $\overline{\mathbb{W}}$	t _{EHWH}	0		0		ns
t _h (VPP)	Hold time, Vpp from valid status-register bit	tQVVL	0		0		ns
^t h(RP)	Hold time, RP at V _{HH} from valid status-register bit	^t QVPH	0		0		ns
t _{h(WP)}	Hold time, WP from valid status register bit	tWHPL	0		0		ns
t _{su(WP)}	Setup time, WP before write operation	t _{ELPH}	90		50		ns
t _{su(A)}	Setup time, A0-A17 (see Note 15)	^t AVEH	90		50		ns
t _{su(D)}	Setup time, DQ	^t DVEH	90		50		ns
t _{su(W)}	Setup time, \overline{W} before write operation	tWLEL	0		0		ns
t _{su(RP)}	Setup time, \overline{RP} at V_{HH} to \overline{E} going high	tPHHEH	200		100		ns
t _{su(VPP)2}	Setup time, V_{PP} to \overline{E} going high	tVPEH	200		100		ns
t _W (E)	Pulse duration, E low	tELEH	90		50		ns
tw(EH)	Pulse duration, E high	tEHEL	20		10		ns
trec(RPHE)	Recovery time, RP high to E going low	^t PHEL	800		450		ns

NOTE 15: A₁ – A17 for byte-wide

timing requirements for TMS28F004AEy and TMS28F400AEy (continued)

write/erase operations — $\overline{\mathbf{E}}$ -controlled writes

				'28F004 '28F400				'28F004 '28F400			
		ALT. SYMBOL	3-V \ RAN	CC IGE	5-V \ RAN		3-V \ RAN	CC IGE	5-V \		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{c(E)}	Cycle time, write	t _{AVAV}	130		70		150		80		ns
tc(E)OP	Cycle time, duration of programming operation	^t EHQV1	6		6		6		6		μs
t _c (E)ERB	Cycle time, erase operation (boot block)	^t EHQV2	0.3		0.3		0.3		0.3		ø
t _c (E)ERP	Cycle time, erase operation (parameter block)	tEHQV3	0.3		0.3		0.3		0.3		s
tc(E)ERM	Cycle time, erase operation (main block)	^t EHQV4	0.6		0.6		0.6		0.6		s
^t d(RPR)	Delay time, boot-block relock	^t PHBR		200		100		200		100	ns
t _{h(A)}	Hold time, A0-A17 (see Note 15)	^t EHAX	0		0		0		0		ns
^t h(D)	Hold time, DQ valid	^t EHDX	0		0		0		0		ns
th(W)	Hold time, \overline{W}	^t EHWH	0		0		0		0		ns
^t h (VPP)	Hold time, Vpp from valid status-register bit	tQVVL	0		0		0		0		ns
t _{h(RP)}	Hold time, \overline{RP} at V _{HH} from valid status-register bit	^t QVPH	0		0		0		0		ns
t _{h(WP)}	Hold time, WP from valid status register bit	tWHPL	0		0		0		0		ns
t _{su(WP)}	Setup time, WP before write operation	^t ELPH	105		50		120		50		ns
t _{su(A)}	Setup time, A0-A17 (see Note 15)	^t AVEH	105		50		120		50		ns
t _{su(D)}	Setup time, DQ	^t DVEH	105		50		120		50		ns
t _{su(W)}	Setup time, W before write operation	tWLEL	0		0		0		0		ns
t _{su(RP)}	Setup time, RP at V _{HH} to E going high	[†] PHHEH	200		100		200		100		ns
t _{su(VPP)2}	Setup time, Vpp to E going high	tVPEH	200		100		200		100		ns
t _W (E)	Pulse duration, E low	tELEH	105		50		120		50		ns
tw(EH)	Pulse duration, E high	tEHEL	25		20		30		30		ns
trec(RPHE)	Recovery time, RP high to E going low	^t PHEL	800		450		800		450		ns

NOTE 15: A₋₁ – A17 for byte-wide



SMJS829A - JANUARY 1996 - REVISED AUGUST 1997

TMS28F004AMy and TMS28F400AMy

The TMS28F004AMy and the TMS28F400AMy configurations offer a 3-V or 5-V memory read with a 12-V program and erase. This configuration is intended for low 3.3-V reads and the fast programming offered with the 12-V V_{PP} = 12 V and 5-V V_{CC} . This configuration is offered in two different temperature ranges: 0°C to 70°C and -40°C to 85°C.

recommended operating conditions for TMS28F004AMy and TMS28F400AMy

				MIN	NOM	MAX	UNIT
V/0.0	Cupply voltage	During write/read/erose/erose suppond	3.3-V V _{CC} range	3	3.3	3.6	V
VCC	Supply voltage	During write/read/erase/erase suspend	5-V V _{CC} range	4.5	5	5.5	V
\/==	Cupply voltage	During read only (VPPL)	V _{PPL}	0		6.5	V
VPP	Supply voltage	During write/erase/erase suspend	12-V Vpp range	11.4	12	12.6	l v
		3.3.V.V.o.a. rongo	TTL	2		V _{CC} + 0.5	
\/	High-level dc	3.3 V V _{CC} range	CMOS	V _{CC} - 0.2		V _{CC} + 0.2	. _v
VIH	input voltage	E // // a a range	TTL	2		V _{CC} + 0.3]
		5 V V _{CC} range	CMOS	V _{CC} - 0.2		V _{CC} + 0.2	
		3 3 V V = = rongo	TTL	- 0.5		0.8	
\/	Low-level dc input	3.3 V V _{CC} range	CMOS	V _{SS} - 0.2		V _{SS} + 0.2	_v
VIL	voltage	E // // a a range	TTL	- 0.3		0.8	1 ' I
		5 V V _{CC} range	CMOS	V _{SS} - 0.2		V _{SS} + 0.2	1 1
VLKO	V _{CC} lock-out voltage	ge from write/erase (see Note 7)		2			V
VHH	RP unlock voltage			11.4	12	13	V
V _{PPLK}	V _{PP} lock-out voltag	e from write/erase		0		1.5	V
Τ.	Operating free cir.t.		L Suffix	0		70	°C
TA	Operating free-air to	emperature	E Suffix	- 40		85	

NOTE 7: Mimimum value at $T_A = 25$ °C.

word/byte typical write and block-erase performance for TMS28F004AMy and TMS28F400AMy (see Notes 8 and 9)

	12-V V _{PP} RANGE							
PARAMETER		3.3-V V _{CC} RANGE			5-V V _{CC} RANG			
	MIN	TYP	MAX	MIN	TYP	MAX		
Main block-erase time		1.3			1.1	14		
Main block-byte program time		1.6			1.2	4.2		
Main block-word program time		0.8			0.6	2.1		
Parameter/boot-block erase time		0.44	_		0.34	7		

NOTES: 8. Typical values shown are at $T_A = 25^{\circ}C$ and nominal conditions.

9. Excludes system-level overhead (all times in seconds)

SMJS829A - JANUARY 1996 - REVISED AUGUST 1997

electrical characteristics for TMS28F004AMy and TMS28F400AMy over recommended ranges of supply voltage and operating free-air temperature using test conditions given in Table 9 (unless otherwise noted)

	PARAMETER		TEST CONDITION	DNS	MIN	MAX	UNIT
V	High level de cuteut voltege	TTL	$V_{CC} = V_{CC} MIN, I_{OH} = -2.5 mA$		2.4		V
VOH	High-level dc output voltage	CMOS	$V_{CC} = V_{CC} MIN, I_{OH} = -100 \mu A$		V _{CC} - 0.4		V
VOL	Low-level dc output voltage		$V_{CC} = V_{CC} MIN, I_{OL} = 5.8 mA$			0.45	V
V_{ID}	A9 selection code voltage		During read algorithm-selection m	node	11.4	12.6	V
IĮ	Input current (leakage), except for when A9 = V _{ID} (see Note 10)	r A9	$V_{CC} = V_{CC} MAX, V_I = 0 V to V_C$	CCMAX, RP = V _{HH}		±1	μΑ
I _{ID}	A9 selection code current		A9 = V _{ID}			500	μА
I _{RP}	RP boot-block unlock current		RP = V _{HH}			500	μΑ
IO	Output current (leakage)		$V_{CC} = V_{CC}MAX, V_{O} = 0 V to V_{C}$	CMAX		±10	μΑ
Inno	\/== atandhy ourrant (atandhy)		VencVen	3.3-V V _{CC} range		15	
IPPS	Vpp standby current (standby)		VPP ≤ VCC	5-V V _{CC} range		10	μΑ
lan.	V _{PP} supply current (reset/deep		DD	3.3-V V _{CC} range		5	μА
IPPL	power-down mode)		$\overline{RP} = V_{SS} \pm 0.2 \text{ V}, V_{PP} \leq V_{CC}$	5-V V _{CC} range		5	μΑ
laa.	Ven supply surrent (active read)		VennyVen	3.3-V V _{CC} range		200	
IPP1	Vpp supply current (active read)		VPP ≥ VCC	5-V V _{CC} range		200	μΑ
	Vpp supply current (active byte-	vrite)	B	12-V V _{PP} range, 3.3-V V _{CC} range		25	
IPP2	(see Notes 11 and 12)	,	Programming in progress	12-V Vpp range, 5-V V _{CC} range		20	mA
Inno	Vpp supply current (active word-	write)	Programming in progress	12-V Vpp range, 3.3-V V _{CC} range		25	mA
IPP3	(see Notes 11 and 12)		Programming in progress	12-V Vpp range, 5-V V _{CC} range		20	IIIA
lon.	Vpp supply current (block-erase)	1	Block-erase in progress	12-V Vpp range, 3.3-V V _{CC} range		25	mA
IPP4	(see Notes 11 and 12)		Block-erase in progress	12-V Vpp range, 5-V V _{CC} range		15	IIIA
I _{PP5}	Vpp supply current (erase-suspe	nd)	Block-erase suspended	12-V Vpp range, 3.3-V V _{CC} range		200	μΑ
I IPP5	(see Notes 11 and 12)	_	Block crase susperiord	12-V Vpp range, 5-V V _{CC} range		200	μΛ
		TTL-	Vcc = Vcc MAX	3.3-V V _{CC} range		1.5	mA
lccs	V _{CC} supply current (standby)	input level	VCC = VCC MAX, E = RP = VIH	5-V V _{CC} range		2	mA
1005	VCC supply culterit (starioby)	CMOS-	VCC = VC CMAX.	3.3-V V _{CC} range		110	μΑ
		in p ut level	$\frac{V_{CC} = V_{CC} \text{ CMAX}}{E = RP} = V_{CC} \pm 0.2 \text{ V}$	5-V V _{CC} range		130	μΑ
los:	V _{CC} supply current (reset/deep		$\overline{RP} = V_{SS} \pm 0.2 \text{ V}; V_{CC} = V_{CC}$	0°C to 70°C		8	^
ICCL	power-down mode)		MAX	– 40°C to 85°C		8	μΑ

NOTES: 10. DQ15/A_1 is tested for output leakage only.

11. Characterization data available

12. All ac current values are RMS unless otherwise noted.



SMJS829A - JANUARY 1996 - REVISED AUGUST 1997

electrical characteristics for TMS28F004AMy and TMS28F400AMy over recommended ranges of supply voltage and operating free-air temperature using test conditions given in Table 9 (unless otherwise noted) (continued)

	PARAMETE	R	TEST CONDITIONS	S	MIN	MAX	UNIT
		TTI input lovel	$\overline{\frac{E}{G}} = V_{IL}$, $I_{OUT} = 0$ mA, $f = 5$ MHz,	3.3-V V _{CC} range		30	mA
	VCC supply	TTL-input level	$\overline{\frac{E}{G}} = V_{IL}$, $I_{OUT} = 0$ mA, $f = 10$ MHz, $\overline{G} = V_{IH}$	5-V V _{CC} range		65	IIIA
CC1	current (active read)	CMOS input lovel	$\overline{\underline{E}} = V_{IL}$, $I_{OUT} = 0$ mA, $f = 5$ MHz,	3.3-V V _{CC} range		30	mA
		CMOS-input level	$\overline{\frac{E}{G}} = V_{IL}$, $I_{OUT} = 0$ mA, $f = 10$ MHz,	5-V V _{CC} range		60	IIIA
loos	V _{CC} supply current	(active byte-write)	tive byte-write) V _{CC} = V _{CC} MAX,			25	mA
ICC2	(see Notes 11 and 12	2)	Programming in progress	12-V Vpp range, 5-V V _{CC} range		45	ША
loon	V _{CC} supply current	(active word-write)	V _{CC} = V _{CC} MAX,	12-V Vpp range, 3.3-V V _{CC} range		25	mA
ICC3	(see Notes 11 and 12	2)	Programming in progress	12-V Vpp range, 5-V VCC range		45	ША
loo4	V _{CC} supply current	(block-erase)	V _{CC} = V _{CC} MAX,	12-V Vpp range, 3.3-V V _{CC} range		25	mA
ICC4	(see Notes 11 and 12	2)	Block-erase in progress	12-V Vpp range, 5-V Vcc range		30	IIIA
I _{CC5}	V _{CC} supply current		$V_{CC} = V_{CC} MAX, \overline{E} = V_{IH},$	3.3-V V _{CC} range		8	mA
.005	(see Notes 11 and 12	2)	Block-erase suspended	5-V V _{CC} range		10	, (

NOTES: 11. Characterization data available

12. All ac current values are RMS unless otherwise noted.

power-up and reset switching characteristics for TMS28F004AMy and TMS28F400AMy over recommended ranges of supply voltage (commercial and extended temperature ranges)(see Notes 11, 12, and 13)

			l	'28F004 '28F400	•			'28F004 '28F400	•		l	'28F004 '28F400	•		
	PARAMETER	ALT. SYMBOL	3.3-V RAN		5-V \ RAN		3.3-V RAN		5-V \ RAN		3.3-V RAN		5-V V RAN	٠- ا	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{su(VCC)}	Setup time, RP low to V _{CC} at 4.5 V MIN (to V _{CC} at 3 V MIN or 3.6 V MAX) (see Note 14)	tPL5V tPL3V	0		0		0		0		0		0		ns
ta(DV)	Address valid to data valid	tAVQV		110		60		130		70		150		80	ns
t _{su(DV)}	Setup time, RP high to data valid	^t PHQV		800		450		800		450		800		450	ns
th(RP5)	Hold time, V_{CC} at 4.5 V (MIN) to \overline{RP} high	t ₅ VPH	2	·	2	·	2	·	2	·	2	·	2		μs
th(RP3)	Hold time, V _{CC} at 3 V (MIN) to RP high	t _{3VPH}	2		2		2		2		2		2		μs

NOTES: 11. Characterization data available

12. All ac current values are RMS unless otherwise noted.

 $\overline{13}$ E and \overline{G} are switched low after power up.

14 The power supply can switch low concurrently with \overline{RP} going low.

switching characteristics for TMS28F004AMy and TMS28F400AMy over recommended ranges of supply voltage (commercial and extended temperature ranges)

read operations

				'28F004 '28F400	•		l		AMy70 AMy70			28F004 28F400	-		
	PARAMETER	ALT. SYMBOL	3.3-V RAN		5-V V RAN		3.3-V RAN		5-V V RAN		3.3-V RAN		5-V V RAN		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
ta(A)	Access time from A0-A17 (see Note 15)	^t AVQV		110		60		130		70		150		80	ns
t _{a(E)}	Access time from E	^t ELQV		110		60		130		70		150		80	ns
ta(G)	Access time from G	tGLQV		65		35		80		40		90		40	ns
t _{c(R)}	Cycle time, read	t _{AVAV}	110		60		130		70		150		80		ns
t _{d(E)}	Delay time, \overline{E} low to low-impedance output	^t ELQX	0		0		0		0		0		0		ns
^t d(G)	Delay time, \overline{G} low to low-impedance output	^t GLQX	0		0		0		0		0		0		ns
tdis(E)	Disable time, $\overline{\overline{E}}$ to high-impedance output	^t EHQZ		55		25		70		30		80		30	ns
^t dis(G)	Disable time, $\overline{\mathbf{G}}$ to high-impedance output	^t GHQZ		45		25		55		30		60		30	ns
t _{h(D)}	Hold time, DQ valid from A0-A17, \overline{E} , or \overline{G} , whichever occurs first (see Note 15)	^t AXQX	0		0		0		0		0		0		ns
t _{su(EB)}	Setup time, BYTE from E low	^t ELFL ^t ELFH		5		5		5		5		5		5	ns
t _{d(RP)}	Output delay time from RP high	^t PHQV		800		450		800		450		800		450	ns
tdis(BL)	Disable time, BYTE low to DQ8-DQ15 in high-impedance state	^t FLQZ		45		25		55		30		60		30	ns
ta(BH)	Access time from BYTE going high	^t FHQV		110		60		130		70		150		80	ns

TMS28F004Axy, TMS28F400Axy
524288 BY 8-BIT/262144 BY 16-BIT
AUTO-SELECT BOOT-BLOCK FLASH MEMORIES
SMJS829A - JANUARY 1996 - REVISED AUGUST 1997

NOTE 15: A₋₁ - A17 for byte-wide



TEXAS INSTRUMENTS POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

timing requirements for TMS28F004AMy and TMS28F400AMy

write/erase operations — \overline{W} -controlled writes

				'28F004 '28F400	AMy 60 AMy 60			'28F004 '28F400	•			28F004 '28F400	AMy80 AMy80		
		ALT. SYMBOL	3.3-V RAN		5-V V RAN		3.3-V RAN		5-V \		3.3-V RAN		5-V V RAN		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{c(W)}	Cycle time, write	tavav	110		60		130		70		150		80		ns
tc(W)OP	Cycle time, duration of programming operation	tWHQV1	6		6		6		6		6		6		μs
t _{c(W)ERB}	Cycle time, erase operation (boot block)	tWHQV2	0.3		0.3		0.3		0.3		0.3		0.3		S
t _C (W)ERP	Cycle time, erase operation (parameter block)	tWHQV3	0.3		0.3		0.3		0.3		0.3		0.3		S
tc(W)ERM	Cycle time, erase operation (main block)	tWHQV4	0.6		0.6		0.6		0.6		0.6		0.6		S
t _d (RPR)	Delay time, boot-block relock	t _{PHBR}		200		100		200		100		200		100	ns
^t h(A)	Hold time, A0-A17 (see Note 15)	tWHAX	0		0		0		0		0		0		ns
^t h(D)	Hold time, DQ valid	tWHDX	0		0		0		0		0		0		ns
^t h(E)	Hold time, E	tWHEH	0		0		0		0		0		0		ns
^t h(VPP)	Hold time, Vpp from valid status register bit	tQVVL	0		0		0		0		0		0		ns
^t h(RP)	Hold time, RP at V _{HH} from valid status register bit	^t QVPH	0		0		0		0		0		0		ns
t _{su(A)}	Setup time, A0-A17 (see Note 15)	^t AVWH	90		50		105		50		120		50		ns
t _{su(D)}	Setup time, DQ	tDVWH	90		50		105		50		120		50		ns
t _{su(E)}	Setup time, E before write operation	^t ELWL	0		0		0		0		0		0		ns

NOTE 15: A₋₁ – A17 for byte-wide

timing requirements for TMS28F004AMy and TMS28F400AMy (continued)

write/erase operations — \overline{W} -controlled writes

				'28F004 '28F400	•				AMy70 AMy70			28F004 '28F400	•		
		ALT. SYMBOL	3.3-V RAN		5-V V RAN		3.3-V RAN		5-V \ RAN	~~	3.3-V RAN		5-V V RAN		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{su(RP)}	Setup time, \overline{RP} at V_{HH} to \overline{W} going high	^t PHHWH	200		100		200		100		200		100		ns
tsu(VPP)1	Setup time, V_{PP} to \overline{W} going high	t _{VPWH}	200		100		200		100		200		100		ns
t _{w(W)}	Pulse duration, W low	tWLWH	90		50		105		50		120		50		ns
t _w (WH)	Pulse duration, W high	tWHWL	20		10		25		20		30		30		ns
trec(RPHW)	Recovery time, \overline{RP} high to \overline{W} going low	^t PHWL	800	·	450		800	·	450		800		450		ns

NOTE 15: A₋₁ – A17 for byte-wide



timing requirements for TMS28F004AMy and TMS28F400AMy

write/erase operations — $\overline{\mathsf{E}}$ -controlled writes

				'28F004 '28F400	•			'28F004 '28F400	•			28F004 '28F400	•		
		ALT. SYMBOL	3.3-V ' RAN		5-V V RAN		3.3-V RAN		5-V \ RAN		3.3-V RAN		5-V V RAN		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _C (E)	Cycle time, write	t _{AVAV}	110		60		130		70		150		80		ns
t _{c(E)OP}	Cycle time, duration of programming operation	^t EHQV1	6		6		6		6		6		6		μs
t _{c(E)ERB}	Cycle time, erase operation (boot block)	^t EHQV2	0.3		0.3		0.3		0.3		0.3		0.3		s
t _{c(E)ERP}	Cycle time, erase operation (parameter block)	^t EHQV3	0.3		0.3		0.3		0.3		0.3		0.3		s
t _c (E)ERM	Cycle time, erase operation (main block)	^t EHQV4	0.6		0.6		0.6		0.6		0.6		0.6		s
td(RPR)	Delay time, boot-block relock	^t PHBR		200		100		200		100		200		100	ns
t _{h(A)}	Hold time, A0-A17 (see Note 15)	^t EHAX	0		0		0		0		0		0		ns
th(D)	Hold time, DQ valid	^t EHDX	0		0		0		0		0		0		ns
th(W)	Hold time, \overline{W}	^t EHWH	0		0		0		0		0		0		ns
th (VPP)	Hold time, Vpp from valid status-register bit	tQVVL	0		0		0		0		0		0		ns
th(RP)	Hold time, RP at V _{HH} from valid status-register bit	^t QVPH	0		0		0		0		0		0		ns
t _{su(A)}	Setup time, A0-A17 (see Note 15)	^t AVEH	90		50		105		50		120		50		ns
t _{su(D)}	Setup time, DQ	^t DVEH	90		50		105		50		120		50		ns
t _{su(W)}	Setup time, \overline{W} before write operation	tWLEL	0		0		0		0		0		0		ns
tsu(RP)	Setup time, \overline{RP} at V_{HH} to \overline{E} going high	^t PHHEH	200		100		200		100		200		100		ns
t _{su(VPP)2}	Setup time, V_{PP} to \overline{E} going high	^t VPEH	200		100		200		100		200		100		ns
t _W (E)	Pulse duration, E low	tELEH	90		50		105		50		120		50		ns
tw(EH)	Pulse duration, E high	tEHEL	20		10		25		20		30		30		ns
trec(RPHE)	Recovery time, \overline{RP} high to \overline{E} going low	^t PHEL	800		450		800		450		800		450		ns

NOTE 15: A₋₁-A17 for byte-wide

TMS28F004Axy, TMS28F400Axy
524288 BY 8-BIT/262144 BY 16-BIT
AUTO-SELECT BOOT-BLOCK FLASH MEMORIES
SMJS829A-JANUARY 1996 - REVISED AUGUST 1997

SMJS829A - JANUARY 1996 - REVISED AUGUST 1997

TMS28F004AFy and TMS28F400AFy

The TMS28F004AFy and the TMS28F400AFy configurations offer a 5-V memory read with a 5-V or 12-V program and erase. This configuration is intended for systems using a single 5-V power supply and it is offered in three temperature ranges: 0° C to 70° C, -40° C to 85° C, and -40° C to 125° C.

recommended operating conditions for TMS28F004AFy and TMS28F400AFy

				MIN	NOM	MAX	UNIT
Vcc	Supply voltage	During write/read/erase/erase suspend	5-V V _{CC} range	4.5	5	5.5	V
		During read only (VppL)	VPPL	0		6.5	
VPP	Supply voltage	During write/erase/erase suspend	5-V Vpp range	4.5	5	5.5	V
		During white/erase/erase suspend	12-V Vpp range	11.4	12	12.6	
V	High-level dc input v	roltago	TTL	2		V _{CC} + 0.3	V
VIH	r light-level ac input v	ollage	CMOS	V _{CC} - 0.2		V _{CC} + 0.2	l v
\/	Low-level dc input v	oltaga	TTL	- 0.3		0.8	V
VIL	Low-level ac input v	bitage	CMOS	V _{SS} - 0.2		V _{SS} + 0.2	v
VLKO	V _{CC} lock-out voltag	e from write/erase (see Note 7)		2			V
VHH	RP unlock voltage			11.4	12	13	V
VPPLK	Vpp lock-out voltage	e from write/erase		0		1.5	V
			L Suffix	0		70	°C
TA	Operating free-air te	mperature	E Suffix	- 40		85	
			Q Suffix	- 40		125	°C

NOTE 7: Mimimum value at $T_A = 25^{\circ}C$.

word/byte typical write and block-erase performance for TMS28F004AFy and TMS28F400AFy (see Notes 8 and 9)

PARAMETER		V V _{PP} AN			-V V _{PP} A V _{CC} RAN		
	MIN TYP MAX		MIN	TYP	MAX		
Main block erase time		1.9			1.1	14	
Main block byte-program time		1.4			1.2	4.2	
Main block word-program time		0.9			0.6	2.1	
Parameter/boot-block erase time	0.8		0.8 0.34				7

NOTES: 8. Typical values shown are at $T_A = 25^{\circ}C$ and nominal conditions.

9. Excludes system-level overhead (all times in seconds)

SMJS829A - JANUARY 1996 - REVISED AUGUST 1997

electrical characteristics for TMS28F004AFy and TMS28F400AFy over recommended ranges of supply voltage and operating free-air temperature using test conditions given in Table 9 (unless otherwise noted)

	PARAMETER	₹	$V_{CC} = V_{CC} \text{ MIN, } I_{OH} = -2.5 \text{ mA}$		MIN	MAX	UNIT
Vari	High-level dc	TTL	$V_{CC} = V_{CC} MIN, I_{OH} = -2.5 mA$		2.4		V
VOH	output voltage	CMOS	$V_{CC} = V_{CC} MIN, I_{OH} = -100 \mu A$		V _{CC} - 0.4		V
VOL	Low-level dc output v	oltage	V _{CC} = V _{CC} MIN, I _{OL} = 5.8 mA			0.45	V
V_{ID}	A9 selection code vo	tage	During read algorithm-selection mo	de	11.4	12.6	V
IJ	Input current (leakage when A9 = V _{ID} (see	,· ·	$V_{CC} = V_{CC} MAX, V_I = 0 V to V_{CC}$	MAX, RP = V _{HH}		±1	μА
I _{ID}	A9 selection code cu	rrent	A9 = V _{ID}			500	μΑ
I _{RP}	RP boot-block unlock	current	RP = V _{HH}			500	μΑ
IO	Output current (leaka	ge)	$V_{CC} = V_{CC} MAX, V_{O} = 0 V to V_{C}$	C MAX		±10	μΑ
IPPS	Vpp standby current	(standby)	V _{PP} ≤ V _{CC}	5-V V _{CC} range		10	μΑ
I _{PPL}	V _{PP} supply current (I power-down mode)	reset/deep	$\overline{RP} = V_{SS} \pm 0.2 \text{ V}, V_{PP} \leq V_{CC}$	5-V V _{CC} range		5	μА
I _{PP1}	V _{PP} supply current (a	active read)	V _{PP} ≥ V _{CC}	5-V V _{CC} range		200	μΑ
1	Vpp supply current (a	active byte-write)	Dro growming in progress	5-V V _{PP} range, 5-V V _{CC} range	25		A
I _{PP2}	(see Notes 11 and 12	2)	Programming in progress	12-V V _{PP} range, 5-V V _{CC} range		20	mA
I	Vpp supply current (a	active word-write)	Dro gramming in progress	5-V V _{PP} range, 5-V V _{CC} range		25	A
IPP3	(see Notes 11 and 12	2)	Programming in progress	12-V V _{PP} range, 5-V V _{CC} range		20	mA
.	Vpp supply current (I	olock-erase)	Diode areas in progress	5-V V _{PP} range, 5-V V _{CC} range		20	A
Ірр4	(see Notes 11 and 12	· '	Block-erase in progress	12-V Vpp range, 5-V V _{CC} range		15	mA
l==-	Vpp supply current (erase-suspend)	Disely areas supported	5-V V _{PP} range, 5-V V _{CC} range		200	^
IPP5	(see Notes 11 and 12	2)	Block-erase suspended	12-V V _{PP} range, 5-V V _{CC} range		200	μΑ
laaa	V _{CC} supply current	TTL-input level	V MAY 5 55 V	5-V V _{CC} range		2	mA
Iccs	(standby)	CMOS-input level	$V_{CC} = V_{CC} MAX, E = \overline{RP} = V_{IH}$	5-V V _{CC} range		130	μΑ
	M. sum I			0°C to 70°C		8	
ICCL	V _{CC} supply current (reset/deep	$\overline{RP} = V_{SS} \pm 0.2 \text{ V}$	– 40°C to 85°C		8	μΑ
	ponor down mode)			– 40°C to 125°C		40	
loo:	V _{CC} supply current	TTL-input level	$\overline{E} = V_{IL}$, $I_{OUT} = 0$ mA, f = 10 MHz, $\overline{G} = V_{IH}$	5-V V _{CC} range		65	mA
ICC1	(active read)	CMOS-input level	E = V _{SS} , I _{OUT} = 0 mA, f = 10 MHz, G = V _{CC}	5-V V _{CC} range		60	mA

NOTES: 10. $DQ15/A_{-1}$ is tested for output leakage only.

11. Characterization data available

12. All ac current values are RMS unless otherwise noted.



SMJS829A - JANUARY 1996 - REVISED AUGUST 1997

electrical characteristics for TMS28F004AFy and TMS28F400AFy over recommended ranges of supply voltage and operating free-air temperature using test conditions given in Table 9 (unless otherwise noted) (continued)

	PARAMETER	TEST CONDITI	ONS	MIN	MAX	UNIT
laga	VCC supply current (active byte-write)	V _{CC} = V _{CC} MAX,	5-V Vpp range, 5-V V _{CC} range		50	mA
ICC2	(see Notes 11 and 12)	Programming in progress	12-V Vpp range, 5-V V _{CC} range		45	ША
laa-	V _{CC} supply current (active word-write)	V _{CC} = V _{CC} MAX,	5-V Vpp range, 5-V V _{CC} range		50	A
ICC3	(see Notes 11 and 12)	Programming in progress	12-V V _{PP} range, 5-V V _{CC} range		45	mA
laa.	V _{CC} supply current (block-erase)	VCC = VCC MAX	5-V V _{PP} range, 5-V V _{CC} range		35	mA
ICC4	(see Notes 11 and 12)	Vpp = 12 V or 5 V Block-erase in progress	12-V V _{PP} range, 5-V V _{CC} range		30	mA
I _{CC5}	V _{CC} supply current (erase-suspend) (see Notes 11 and 12)	$V_{CC} = V_{CC} \text{ MAX, } \overline{E} = V_{IH},$ Block-erase suspended	5-V V _{CC} range		10	mA

NOTES: 11. Characterization data available

12. All ac current values are RMS unless otherwise noted.

SMJS829A - JANUARY 1996 - REVISED AUGUST 1997

power-up and reset switching characteristics for TMS28F004AFy and TMS28F400AFy over recommended ranges of supply voltage (commercial and extended temperature ranges) (see Notes 11, 12, and 13)

	PARAMETER		'28F004 '28F400	•	'28F004 '28F400	•	'28F004 '28F400	•	
			5-V V RAN		5-V V RAN		5-V V RAN		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
tsu(VCC)	Setup time, RP low to V _{CC} at 4.5 V MIN (see Note 14)	tPL5V tPL3V	0		0		0		ns
ta(DV)	Address valid to data valid	t _{AVQV}		60		70		80	ns
t _{su(DV)}	Setup time, RP high to data valid	tPHQV		450		450		450	ns
th(RP5)	Hold time, V _{CC} at 4.5 V (MIN) to RP high	t ₅ VPH	2		2		2		μs

NOTES: 11. Characterization data available

- 12. All ac current values are RMS unless otherwise noted.
- 13. \overline{E} and \overline{G} are switched low after power up.
- 14. The power supply can switch low concurrently with RP going low.

power-up and reset switching characteristics for TMS28F400AFy over recommended ranges of supply voltage (automotive temperature range) (see Notes 11, 12, 13)

			'28F004 '28F400	•	'28F004 '28F400	-	'28F004 '28F400	•	
PARAMETER		ALT. SYMBOL	5-V \ RAN		5-V \ RAN		5-V V RAN		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
t _{su(VCC)}	Setup time, RP low to V _{CC} at 4.5 V MIN (see Note 14)	tPL5V tPL3V	0		0		0		ns
ta(DV)	Address valid to data valid	tAVQV		70		80		90	ns
t _{su(DV)}	Setup time, RP high to data valid	^t PHQV		450		450		450	ns
th(RP5)	Hold time, V _{CC} at 4.5 V (MIN) to RP high	t ₅ VPH	2		2		2		μs

NOTES: 11. Characterization data available

- 12. All ac current values are RMS unless otherwise noted.
- 13. \overline{E} and \overline{G} are switched low after power up.
- 14. The power supply can switch low concurrently with RP going low.



SMJS829A - JANUARY 1996 - REVISED AUGUST 1997

switching characteristics for TMS28F004AFy and TMS28F400AFy over recommended ranges of supply voltage (commercial and extended temperature ranges)

read operations

			'28F004 '28F400	•	'28F004 '28F400	-	'28F004 '28F400	-	
	PARAMETER	ALT. SYMBOL	5-V V RAN		5-V V RAN		5-V V RAN		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
ta(A)	Access time from A0-A17 (see Note 15)	tAVQV		60		70		80	ns
ta(E)	Access time from E	t _{ELQV}		60		70		80	ns
ta(G)	Access time from G	tGLQV		35		40		40	ns
t _{c(R)}	Cycle time, read	t _{AVAV}	60		70		80		ns
^t d(E)	Delay time, E low to low-impedance output	t _{ELQX}	0		0		0		ns
^t d(G)	Delay time, G low to low-impedance output	t _{GLQX}	0		0		0		ns
tdis(E)	Disable time, $\overline{\overline{E}}$ to high-impedance output	t _{EHQZ}		25		30		30	ns
tdis(G)	Disable time, \overline{G} to high-impedance output	tGHQZ		25		30		30	ns
^t h(D)	Hold time, DQ valid from A0-A17, \overline{E} , or \overline{G} , whichever occurs first (see Note 15)	tAXQX	0		0		0		ns
t _{su(EB)}	Setup time, BYTE from E low	^t ELFL ^t ELFH		5		5		5	ns
^t d(RP)	Output delay time from RP high	t _{PHQV}		450		450		450	ns
^t dis(BL)	Disable time, BYTE low to DQ8-DQ15 in high-impedance state	tFLQZ		25		30		30	ns
ta(BH)	Access time from BYTE going high	^t FHQV		60		70		80	ns

NOTE 15: A₋₁ – A17 for byte-wide



switching characteristics for TMS28F400AFy over recommended ranges of supply voltage (automotive temperature range)

read operations

		ALT.	'28F400 '28F400	•	'28F400. '28F400.	•	'28F004 '28F400	- 1	
	PARAMETER			5-V V _{CC} RANGE		CC GE	5-V V _{CC} RANGE		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
ta(A)	Access time from A0-A17 (see Note 15)	tAVQV		70		80		90	ns
t _{a(E)}	Access time from E	tELQV		70		80		90	ns
ta(G)	Access time from G	tGLQV		35		40		45	ns
t _{c(R)}	Cycle time, read	tavav	70		80		90		ns
t _{d(E)}	Delay time, E low to low-impedance output	t _{ELQX}	0		0		0		ns
t _d (G)	Delay time, G low to low-impedance output	tGLQX	0		0		0		ns
tdis(E)	Disable time, \overline{E} to high-impedance output	tEHQZ		25		30		35	ns
tdis(G)	Disable time, \overline{G} to high-impedance output	tGHQZ		25		30		35	ns
^t h(D)	Hold time, DQ valid from A0-A17, \overline{E} , or \overline{G} , whichever occurs first (see Note 15)	tAXQX	0		0		0		ns
t _{su(EB)}	Setup time, BYTE from E low	^t ELFL ^t ELFH		5		5		5	ns
t _d (RP)	Output delay time from RP high	tPHQV		300		300		300	ns
tdis(BL)	Disable time, BYTE low to DQ8-DQ15 in high-impedance state	tFLQZ		30		30		35	ns
t _{a(BH)}	Access time from BYTE going high	^t FHQV		70		80		90	ns

NOTE 15: A₁-A17 for byte-wide



SMJS829A - JANUARY 1996 - REVISED AUGUST 1997

timing requirements for TMS28F400AFy (commercial and extended temperature ranges)

write/erase operations — \overline{W} -controlled writes

			'28F004 '28F400	•	'28F004 '28F400		'28F004 '28F400	- 1	
		ALT. SYMBOL	5-V V RAN		5-V V RAN		5-V V RAN		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
t _{c(W)}	Cycle time, write	t _{AVAV}	60		70		80		ns
t _{c(W)} OP	Cycle time, duration of programming operation	tWHQV1	6		6		6		μs
tc(W)ERB	Cycle time, erase operation (boot block)	tWHQV2	0.3		0.3		0.3		S
t _{c(W)} ERP	Cycle time, erase operation (parameter block)	tWHQV3	0.3		0.3		0.3		s
tc(W)ERM	Cycle time, erase operation (main block)	tWHQV4	0.6		0.6		0.6		s
t _d (RPR)	Delay time, boot-block relock	^t PHBR		100		100		100	ns
t _{h(A)}	Hold time, A0-A17 (see Note 15)	tWHAX	0		0		0		ns
th(D)	Hold time, DQ valid	tWHDX	0		0		0		ns
th(E)	Hold time, E	tWHEH	0		0		0		ns
th(VPP)	Hold time, V _{PP} from valid status-register bit	^t QVVL	0		0		0		ns
th(RP)	Hold time, \overline{RP} at V_{HH} from valid status-register bit	^t QVPH	0		0		0		ns
th(WP)	Hold time, WP from valid status-register bit	tWHPL	0		0		0		ns
t _{su(WP)}	Setup time, WP before write operation	tELPH	50		50		50		ns
t _{su(A)}	Setup time, A0-A17 (see Note 15)	tavwh	50		50		50		ns
t _{su(D)}	Setup time, DQ	t _{DVWH}	50		50		50		ns
t _{su(E)}	Setup time, \overline{E} before write operation	t _{ELWL}	0		0		0		ns
t _{su(RP)}	Setup time, \overline{RP} at V_{HH} to \overline{W} going high	^t PHHWH	100		100		100		ns
t _{su(VPP)1}	Setup time, V_{PP} to \overline{W} going high	tVPWH	100		100		100		ns
t _W (W)	Pulse duration, \overline{W} low	tWLWH	50		50		50		ns
tw(WH)	Pulse duration, \overline{W} high	tWHWL	10		20		30		ns
trec(RPHW)	Recovery time, \overline{RP} high to \overline{W} going low	tPHWL	450		450		450		ns

NOTE 15: A₋₁-A17 for byte-wide



timing requirements for TMS28F400AFy (automotive temperature range)

write/erase operations — \overline{W} -controlled writes (continued)

			'28F004 '28F400		'28F004 '28F400	-	'28F004/ '28F400/		
		ALT. SYMBOL	5-V V RAN		5-V V RAN		5-V V RAN		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
t _{c(W)}	Cycle time, write	t _{AVAV}	70		80		90		ns
t _C (W)OP	Cycle time, duration of programming operation	tWHQV1	6		6		7		μs
tc(W)ERB	Cycle time, erase operation (boot block)	tWHQV2	0.3		0.3		0.4		S
t _C (W)ERP	Cycle time, erase operation (parameter block)	tWHQV3	0.3		0.3		0.4		s
tc(W)ERM	Cycle time, erase operation (main block)	tWHQV4	0.6		0.6		0.4		s
t _d (RPR)	Delay time, boot-block relock	tPHBR		100		100		100	ns
t _{h(A)}	Hold time, A0-A17 (see Note 15)	tWHAX	0		0		0		ns
t _{h(D)}	Hold time, DQ valid	tWHDX	0		0		0		ns
th(E)	Hold time, E	tWHEH	0		0		0		ns
t _{h(VPP)}	Hold time, V _{PP} from valid status-register bit	tQVVL	0		0		0		ns
th(RP)	Hold time, RP at V _{HH} from valid status-register bit	^t QVPH	0		0		0		ns
t _{h(WP)}	Hold time, WP from valid status-register bit	tWHPL	0		0		0		ns
t _{su(WP)}	Setup time, WP before write operation	t _{ELPH}	50		50		50		ns
t _{su(A)}	Setup time, A0-A17 (see Note 15)	^t AVWH	50		50		50		ns
t _{su(D)}	Setup time, DQ	^t DVWH	50		50		50		ns
t _{su(E)}	Setup time, \overline{E} before write operation	^t ELWL	0		0		0		ns
t _{su(RP)}	Setup time, \overline{RP} at V_{HH} to \overline{W} switching high	^t PHHWH	100		100		100		ns
t _{su(VPP)1}	Setup time, V_{PP} to \overline{W} switching high	tvpwh	100		100		100		ns
t _W (W)	Pulse duration, \overline{W} low	tWLWH	60		60		60		ns
tw(WH)	Pulse duration, \overline{W} high	tWHWL	20		30		40		ns
trec(RPHW)	Recovery time, \overline{RP} high to \overline{W} going low	tPHWL	220		220		220		ns

NOTE 15: A₋₁-A17 for byte-wide

SMJS829A - JANUARY 1996 - REVISED AUGUST 1997

timing requirements for TMS28F400AFy (commercial and extended temperature ranges)

write/erase operations — $\overline{\mathsf{E}}$ -controlled writes

			'28F004AFy60 '28F400AFy60		'28F004 '28F400		'28F004 '28F400		
		ALT. SYMBOL	5-V V RAN		5-V V _{CC} RANGE		5-V V RAN		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
t _{c(E)}	Cycle time, write	t _{AVAV}	60		70		80		ns
t _C (E)OP	Cycle time, duration of programming operation	tEHQV1	6		6		6		μs
t _{c(E)ERB}	Cycle time, erase operation (boot block)	tEHQV2	0.3		0.3		0.3		S
t _C (E)ERP	Cycle time, erase operation (parameter block)	tEHQV3	0.3		0.3		0.3		S
t _c (E)ERM	Cycle time, erase operation (main block)	tEHQV4	0.6		0.6		0.6		S
t _d (RPR)	Delay time, boot-block relock	^t PHBR		100		100		100	ns
t _{h(A)}	Hold time, A0-A17 (see Note 15)	^t EHAX	0		0		0		ns
^t h(D)	Hold time, DQ valid	^t EHDX	0		0		0		ns
th(W)	Hold time, \overline{W}	^t EHWH	0		0		0		ns
th (VPP)	Hold time, Vpp from valid status-register bit	tQVVL	0		0		0		ns
th(RP)	Hold time, $\overline{\text{RP}}$ at V _{HH} from valid status-register bit	^t QVPH	0		0		0		ns
t _{h(WP)}	Hold time, WP from valid status-register bit	tWHPL	0		0		0		ns
t _{su(WP)}	Setup time, WP before write operation	t _{ELPH}	50		50		50		ns
t _{su(A)}	Setup time, A0-A17 (see Note 15)	^t AVEH	50		50		50		ns
t _{su(D)}	Setup time, DQ	^t DVEH	50		50		50		ns
t _{su(W)}	Setup time, \overline{W} before write operation	tWLEL	0		0		0		ns
t _{su(RP)}	Setup time, RP at V _{HH} to E going high	^t PHHEH	100		100		100		ns
t _{su(VPP)2}	Setup time, V_{PP} to \overline{E} going high	tVPEH	100		100		100		ns
t _{w(E)}	Pulse duration, E low	^t ELEH	50		50		50		ns
tw(EH)	Pulse duration, E high	^t EHEL	10		20		30		ns
trec(RPHE)	Recovery time, RP high to E going low	^t PHEL	450		450		450		ns

NOTE 15: A₁-A17 for byte-wide



timing requirements for TMS28F400AFy (automotive temperature range)

write/erase operations — \overline{E} -controlled writes (continued)

			'28F004/ '28F400/		'28F004 '28F400		'28F004A '28F400A		
		ALT. SYMBOL	5-V V RAN		5-V V RAN		5-V V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
t _C (E)	Cycle time, write	t _{AVAV}	70		80		90		ns
t _C (E)OP	Cycle time, duration of programming operation	^t EHQV1	6		6		7		μs
t _{c(E)} ERB	Cycle time, erase operation (boot block)	^t EHQV2	0.3		0.3		0.4		s
t _C (E)ERP	Cycle time, erase operation (parameter block)	tEHQV3	0.3		0.3		0.4		s
t _{c(E)} ERM	Cycle time, erase operation (main block)	^t EHQV4	0.6		0.6		0.7		s
td(RPR)	Delay time, boot-block relock	^t PHBR		100		100		100	ns
t _{h(A)}	Hold time, A0-A17 (see Note 15)	^t EHAX	0		0		0		ns
th(D)	Hold time, DQ valid	^t EHDX	0		0		0		ns
th(W)	Hold time, \overline{W}	^t EHWH	0		0		0		ns
th (VPP)	Hold time, Vpp from valid status-register bit	tQVVL	0		0		0		ns
t _{h(RP)}	Hold time, \overline{RP} at V_{HH} from valid status-register bit	^t QVPH	0		0		0		ns
th(WP)	Hold time, WP from valid status-register bit	tWHPL	0		0		0		ns
t _{su(WP)}	Setup time, WP before write operation	^t ELPH	50		50		50		ns
t _{su(A)}	Setup time, A0-A17 (see Note 15)	^t AVEH	50		50		50		ns
t _{su(D)}	Setup time, DQ valid	^t DVEH	50		50		50		ns
t _{su(W)}	Setup time, \overline{W} before write operation	tWLEL	0		0		0		ns
t _{su(RP)}	Setup time, \overline{RP} at V_{HH} to \overline{E} going high	^t PHHEH	100		100		50		ns
t _{su(VPP)2}	Setup time, V_{PP} to \overline{E} going high	tVPEH	100		100		50		ns
t _W (E)	Pulse duration, E low	tELEH	60		60		60		ns
tw(EH)	Pulse duration, E high	tEHEL	20		30		40		ns
trec(RPHE)	Recovery time, RP high to E going low	^t PHEL	300		300		300		ns

NOTE 15: A₁-A17 for byte-wide

SMJS829A - JANUARY 1996 - REVISED AUGUST 1997

TMS28F004AZy and TMS28F400AZy

The TMS28F004AZy and the TMS28F400AZy configurations offer a 5-V memory read with a 12-V program and a 12-V erase for fast programming and erasing times. This configuration is offered in three temperature ranges: 0° C to 70° C, -40° C to 85° C, and -40° C to 125° C.

recommended operating conditions for TMS28F004AZy and TMS28F400AZy

				MIN	NOM	MAX	UNIT
VCC	Supply voltage	During write/read/erase/erase suspend	5-V V _{CC} range	4.5	5	5.5	V
\/==	Supply voltage	During read only	VPPL	0		6.5	V
VPP	Supply voltage	During write/erase/erase suspend	12-V Vpp range	11.4	12	12.6	V
V	High lovel de input	voltago	TTL	2		V _{CC} + 0.3	V
VIH	r ligit-level dc iriput	evel dc input voltage CMOS		V _{CC} - 0.2		V _{CC} + 0.2	V
\/	Low-level dc input voltage		TTL	- 0.3		0.8	V
VIL	Low-level ac input v	vollage	CMOS	V _{SS} - 0.2		V _{SS} + 0.2	V
VLKO	VCC lock-out voltag	ge from write/erase (see Note 7)		2			V
V_{HH}	RP unlock voltage			11.4	12	13	V
VPPLK	V _{PP} lock-out voltag	ge from write/erase		0		1.5	V
			L Suffix	0		70	°C
TA	Operating free-air to	emperature	E Suffix	- 40		85	
			Q Suffix	- 40		125	°C

NOTE 7: Mimimum value at $T_A = 25$ °C.

word/byte typical write and block-erase performance for TMS28F400AZy and TMS28F400AZy (see Notes 8 and 9)

PARAMETER	12-V V _{PP} AND 5-V V _{CC} RANGES					
	MIN	TYP	MAX			
Main block-erase time		1.1	14			
Main block-byte program time		1.2	4.2			
Main block-word program time		0.6	2.1			
Parameter/boot-block erase time		0.34	7			

NOTES: 8. Typical values shown are at $T_A = 25^{\circ}C$ and nominal conditions.

9. Excludes system-level overhead (all times in seconds)

SMJS829A - JANUARY 1996 - REVISED AUGUST 1997

electrical characteristics for TMS28F004AZy and TMS28F400AZy over recommended ranges of supply voltage and operating free-air temperature using test conditions given in Table 9 (unless otherwise noted)

	PARAMETER	₹	TEST CONDITIO	NS	MIN	MAX	UNIT
\/ - · ·	High-level dc	TTL	$V_{CC} = V_{CC} MIN, I_{OH} = -2.5 mA$		2.4		V
VOH	output voltage	CMOS	$V_{CC} = V_{CC} MIN, I_{OH} = -100 \mu A$		V _{CC} - 0.4		V
VOL	Low-level dc output v	oltage	V _{CC} = V _{CC} MIN, I _{OL} = 5.8 mA			0.45	V
VID	A9 selection code vol	tage	During read algorithm-selection mo	ode	11.4	12.6	V
II	Input current (leakage when A9 = V _{ID} (see I		$V_{CC} = V_{CC} MAX$, $V_{I} = 0 V \text{ to } V_{CC} MAX$, $\overline{RP} = V_{HH}$			±1	μΑ
I _{ID}	A9 selection code cui	rrent	A9 = V _{ID}			500	μΑ
I _{RP}	RP boot-block unlock	current	RP = V _{HH}			500	μΑ
IO	Output current (leaka	ge)	$V_{CC} = V_{CC} MAX, V_{O} = 0 V to$ $V_{CC}MAX$			±10	μΑ
I _{PPS}	V _{PP} standby current	(standby)	V _{PP} ≤ V _{CC}	5-V V _{CC} range		10	μΑ
I _{PPL}	V _{PP} supply current (I power-down mode)	reset/deep	$\overline{RP} = V_{SS} \pm 0.2 \text{ V}, V_{PP} \leq V_{CC}$	5-V V _{CC} range		5	μΑ
I _{PP1}	Vpp supply current (a	active read)	V _{PP} ≥ V _{CC}	5-V V _{CC} range		200	μΑ
I _{PP2}	Vpp supply current (a (see Notes 11 and 12	• ,	Programming in progress	12-V V _{PP} range, 5-V V _{CC} range		20	mA
I _{PP3}	Vpp supply current (a (see Notes 11 and 12		Programming in progress	12-V Vpp range, 5-V V _{CC} range		20	mA
I _{PP4}	Vpp supply current (I (see Notes 11 and 12	,	Block erase in progress	12-V Vpp range, 5-V V _{CC} range		15	mA
I _{PP5}	VPP supply current (egsee Notes 11 and 12		Block erase suspended	12-V V _{PP} range, 5-V V _{CC} range		200	μΑ
	V _{CC} supply current	TTL-input level	V V MAY E 55 V	E \/ \/ = = #0.000		2	mA
Iccs	(standby)	CMOS-input level	$V_{CC} = V_{CC} \text{ MAX}, \overline{E} = \overline{RP} = V_{IH}$	5-V V _{CC} range		130	μΑ
				0°C to 70°C		8	
ICCL	VCC supply current (reset/deep	$\overline{RP} = V_{SS} \pm 0.2 \text{ V}$	– 40°C to 85°C		8	μΑ
	, possession			– 40°C to 125°C		40	
laa.	VCC supply current	TTL-input level	$\overline{E} = V_{IL}$, $I_{OUT} = 0$ mA, f = 10 MHz, $\overline{G} = V_{IH}$	5-V V _{CC} range		65	mA
ICC1	(active read)	CMOS-input level	$\overline{E} = V_{SS}$, $I_{OUT} = 0$ mA, f = 10 MHz, $\overline{G} = V_{CC}$	5-V V _{CC} range		60	mA
I _{CC2}	V _{CC} supply current ((see Notes 11 and 12		V _{CC} = V _{CC} MAX, Programming in progress	12-V Vpp range, 5-V V _{CC} range		50	mA
I _{CC3}	V _{CC} supply current ((see Notes 11 and 12	,	V _{CC} = V _{CC} MAX, Programming in progress	12-V Vpp range, 5-V V _{CC} range		45	mA
I _{CC4}	V _{CC} supply current ((see Notes 11 and 12		V _{CC} = V _{CC} MAX, Block erase in progress	12-V V _{PP} range, 5-V V _{CC} range		45	mA
I _{CC5}	V _{CC} supply current ((see Notes 11 and 12		$V_{CC} = V_{CC} \text{ MAX}, \overline{E} = V_{IH},$ Block erase suspended	5-V V _{CC} range		10	mA

NOTES: 10. DQ15/ A_{-1} is tested for output leakage only.

11. Not 100% tested; characterization data available

12. All ac current values are RMS unless otherwise noted.



SMJS829A - JANUARY 1996 - REVISED AUGUST 1997

power-up and reset switching characteristics for TMS28F004AZy and TMS28F400AZy over recommended ranges of supply voltage (commercial and extended temperature ranges) (see Notes 11, 12, and 13)

			'28F004AZy60 '28F400AZy60		'28F004AZy70 '28F400AZy70		'28F004 '28F400		
		ALT. SYMBOL	5-V V _{CC} RANGE		5-V V _{CC} RANGE		5-V V _{CC} RANGE		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
t _{su(VCC)}	Setup time, RP low to V _{CC} at 4.5 V MIN (see Note 14)	tPL5V tPL3V	0		0		0		ns
ta(DV)	Address valid to data valid	^t AVQV		60		70		80	ns
t _{su(DV)}	Setup time, RP high to data valid	tPHQV		450		450		450	ns
th(RP5)	Hold time, V _{CC} at 4.5 V (MIN) to RP high	t ₅ VPH	2		2		2		μs

NOTES: 11. Characterization data available

- 12. All ac current values are RMS unless otherwise noted.
- 13. \overline{E} and \overline{G} are switched low after power up.
- 14. The power supply can switch low concurrently with RP going low.

power-up and reset switching characteristics for TMS28F400AZy over recommended ranges of supply voltage (automotive temperature range)

PARAMETER		ALT.			'28F004AZy80 '28F400AZy80		'28F004 '28F400	-	
		SYMBOL			5-V V _{CC} RANGE		5-V V _{CC} RANGE		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
tsu(VCC)	Setup time, RP low to V _{CC} at 4.5 V MIN (see Note 14)	tPL5V tPL3V	0		0		0		ns
ta(DV)	Address valid to data valid	tAVQV		70		80		90	ns
t _{su(DV)}	Setup time, RP high to data valid	^t PHQV		450		450		450	ns
th(RP5)	Hold time, V _{CC} at 4.5 V (MIN) to RP high	t ₅ VPH	2		2		2		μs

NOTES: 11. Characterization data available

- 12. All ac current values are RMS unless otherwise noted.
- 13. \overline{E} and \overline{G} are switched low after power up.
- 14. The power supply can switch low concurrently with \overline{RP} going low.



switching characteristics for TMS28F004AZy and TMS28F400AZy over recommended ranges of supply voltage (commercial and extended temperature ranges)

read operations

			'28F004 '28F400	•	'28F004 '28F400	•	'28F004 '28F400		
	PARAMETER	ETER ALT. SYMBOL 5-V V _{CC} RANGE				CC GE	5-V V _{CC} RANGE		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
ta(A)	Access time from A0-A17 (see Note 15)	tAVQV		60		70		80	ns
ta(E)	Access time from E	t _{ELQV}		60		70		80	ns
ta(G)	Access time from G	tGLQV		35		40		40	ns
t _{c(R)}	Cycle time, read	t _{AVAV}	60		70		80		ns
t _{d(E)}	Delay time, $\overline{\overline{E}}$ low to low-impedance output	tELQX	0		0		0		ns
t _d (G)	Delay time, $\overline{\overline{G}}$ low to low-impedance output	t _{GLQX}	0		0		0		ns
tdis(E)	Disable time, E to high-impedance output	t _{EHQZ}		25		30		30	ns
tdis(G)	Disable time, \overline{G} to high-impedance output	tGHQZ		25		30		30	ns
^t h(D)	Hold time, DQ valid from A0-A17, \overline{E} , or \overline{G} , whichever occurs first (see Note 15)	tAXQX	0		0		0		ns
t _{su(EB)}	Setup time, BYTE from E low	tELFL tELFH		5		5		5	ns
t _d (RP)	Output delay time from RP high	tPHQV		450		450		450	ns
tdis(BL)	Disable time, BYTE low to DQ8-DQ15 in high-impedance state	tFLQZ		25		30		30	ns
ta(BH)	Access time from BYTE going high	^t FHQV		60		70		80	ns

NOTE 15: A₋₁-A17 for byte-wide

switching characteristics for TMS28F400AZy over recommended ranges of supply voltage (automotive temperature range)

read operations

	PARAMETER		'28F004 '28F400	-	'28F004AZy80 '28F400AZy80		'28F004AZy90 '28F400AZy90						
			PARAMETER		PARAMETER		ILT. 5-V V _{CC} RANGE		5-V V _{CC} RANGE		5-V V _{CC} RANGE		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX					
ta(A)	Access time from A0-A17 (see Note 15)	tAVQV		70		80		90	ns				
ta(E)	Access time from E	t _{ELQV}		70		80		90	ns				
ta(G)	Access time from G	tGLQV		35		40		45	ns				
t _{c(R)}	Cycle time, read	t _{AVAV}	70		80		90		ns				
t _{d(E)}	Delay time, E low to low-impedance output	t _{ELQX}	0		0		0		ns				
^t d(G)	Delay time, \overline{G} low to low-impedance output	t _{GLQX}	0		0		0		ns				
tdis(E)	Disable time, $\overline{\overline{E}}$ to high-impedance output	t _{EHQZ}		25		30		35	ns				
tdis(G)	Disable time, \overline{G} to high-impedance output	tGHQZ		25		30		35	ns				
^t h(D)	Hold time, DQ valid from A0-A17, \overline{E} , or \overline{G} , whichever occurs first (see Note 15)	tAXQX	0		0		0		ns				
t _{su(EB)}	Setup time, BYTE from E low	^t ELFL ^t ELFH		5		5		5	ns				

NOTE 15: A₋₁-A17 for byte-wide



SMJS829A - JANUARY 1996 - REVISED AUGUST 1997

switching characteristics for TMS28F400AZy over recommended ranges of supply voltage (automotive temperature range) (continued)

read operations

PARAMETER			'28F004AZy70 '28F400AZy70 5-V V _{CC} RANGE		'28F004AZy80 '28F400AZy80 5-V V _{CC} RANGE		'28F004AZy90 '28F400AZy90 5-V VCC RANGE		
		ALT. SYMBOL							UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
t _d (RP)	Output delay time from RP high	tphqv		300		300		300	ns
tdis(BL)	Disable time, BYTE low to DQ8-DQ15 in high-impedance state	tFLQZ		30		30		35	ns
ta(BH)	Access time from BYTE going high	^t FHQV		70		80		90	ns

timing requirements for TMS28F004AZy and TMS28F400AZy (commercial and extended temperature ranges)

write/erase operations — W-controlled writes

			'28F004 '28F400		'28F004 '28F400	-	'28F004AZy80 '28F400AZy80		
		ALT. SYMBOL	5-V V RAN		5-V V _{CC} RANGE		5-V V _{CC} RANGE		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
t _{c(W)}	Cycle time, write	^t AVAV	60		70		80		ns
t _{c(W)} OP	Cycle time, duration of programming operation	tWHQV1	6		6		6		μs
t _{c(W)} ERB	Cycle time, erase operation (boot block)	tWHQV2	0.3		0.3		0.3		S
t _{c(W)ERP}	Cycle time, erase operation (parameter block)	tWHQV3	0.3		0.3		0.3		s
tc(W)ERM	Cycle time, erase operation (main block)	tWHQV4	0.6		0.6		0.6		S
t _d (RPR)	Delay time, boot-block relock	^t PHBR		100		100		100	ns
th(A)	Hold time, A0-A17 (see Note 15)	tWHAX	0		0		0		ns
th(D)	Hold time, DQ valid	tWHDX	0		0		0		ns
th(E)	Hold time, $\overline{\overline{E}}$	tWHEH	0		0		0		ns
th(VPP)	Hold time, Vpp from valid status-register bit	tQVVL	0		0		0		ns
t _{h(RP)}	Hold time, RP at V _{HH} from valid status-register bit	^t QVPH	0		0		0		ns
t _{su(A)}	Setup time, A0-A17 (see Note 15)	tavwh	50		50		50		ns
t _{su(D)}	Setup time, DQ	tDVWH	50		50		50		ns
t _{su(E)}	Setup time, $\overline{\overline{E}}$ before write operation	tELWL	0		0		0		ns
t _{su(RP)}	Setup time, \overline{RP} at V_{HH} to \overline{W} going high	^t PHHWH	100		100		100		ns
t _{su(VPP)1}	Setup time, V_{PP} to \overline{W} going high	tvpwh	100		100		100		ns
t _{W(W)}	Pulse duration, $\overline{\overline{W}}$ low	tWLWH	50		50		50		ns
t _{w(WH)}	Pulse duration, $\overline{\overline{W}}$ high	tWHWL	10		20		30		ns
trec(RPHW)	Recovery time, RP high to W going low	tPHWL	450		450		450		ns

NOTE 15: A_{-1} – A17 for byte-wide



timing requirements for TMS28F400AZy (automotive temperature range)

write/erase operations — \overline{W} -controlled writes (continued)

			'28F004 '28F400	-	'28F004AZy70 '28F400AZy70		'28F004AZy80 '28F400AZy80		
		ALT. SYMBOL	5-V V RAN		5-V V _{CC} RANGE		5-V V _{CC} RANGE		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
t _{c(W)}	Cycle time, write	t _{AVAV}	70		80		90		ns
t _{c(W)} OP	Cycle time, duration of programming operation	tWHQV1	6		6		7		μs
t _{c(W)} ERB	Cycle time, erase operation (boot block)	tWHQV2	0.3		0.3		.4		S
t _{c(W)} ERP	Cycle time, erase operation (parameter block)	tWHQV3	0.3		0.3		.4		s
tc(W)ERM	Cycle time, erase operation (main block)	tWHQV4	0.6		0.6		.7		s
t _d (RPR)	Delay time, boot-block relock	tPHBR		100		100		100	ns
t _{h(A)}	Hold time, A0-A17 (see Note 15)	tWHAX	0		0		0		ns
th(D)	Hold time, DQ valid	tWHDX	0		0		0		ns
th(E)	Hold time, E	tWHEH	0		0		0		ns
t _{h(VPP)}	Hold time, V _{PP} from valid status-register bit	tQVVL	0		0		0		ns
t _{h(RP)}	Hold time, RP at V _{HH} from valid status-register bit	^t QVPH	0		0		0		ns
t _{su(A)}	Setup time, A0-A17 (see Note 15)	tAVWH	50		50		50		ns
t _{su(D)}	Setup time, DQ	tDVWH	50		50		50		ns
t _{su(E)}	Setup time, E before write operation	tELWL	0		0		0		ns
t _{su(RP)}	Setup time, \overline{RP} at V_{HH} to \overline{W} going high	^t PHHWH	100		100		100		ns
t _{su(VPP)1}	Setup time, V_{PP} to \overline{W} going high	t _{VPWH}	100		100		100		ns
t _{w(W)}	Pulse duration, $\overline{\overline{W}}$ low	tWLWH	60		60		60		ns
tw(WH)	Pulse duration, $\overline{\mathrm{W}}$ high	tWHWL	20		30		40		ns
trec(RPHW)	Recovery time, \overline{RP} high to \overline{W} going low	tPHWL	220		220		220		ns

NOTE 15: A₋₁ – A17 for byte-wide

SMJS829A - JANUARY 1996 - REVISED AUGUST 1997

timing requirements for TMS28F004AZy and TMS28F400AZy (commercial and extended temperature ranges)

write/erase operations — \overline{E} -controlled writes

			'28F004 '28F400	•	'28F004 '28F400	-	'28F004 '28F400		
		ALT. SYMBOL	5-V V RAN		5-V V _{CC} RANGE		5-V V _{CC} RANGE		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
tc(E)	Cycle time, write	t _{AVAV}	60		70		80		ns
t _C (E)OP	Cycle time, duration of programming operation	tEHQV1	6		6		6		μs
t _{c(E)ERB}	Cycle time, erase operation (boot block)	tEHQV2	0.3		0.3		0.3		s
t _{c(E)ERP}	Cycle time, erase operation (parameter block)	tEHQV3	0.3		0.3		0.3		s
t _{c(E)ERM}	Cycle time, erase operation (main block)	^t EHQV4	0.6		0.6		0.6		s
t _d (RPR)	Delay time, boot-block relock	^t PHBR		100		100		100	ns
th(A)	Hold time, A0-A17 (see Note 15)	t _{EHAX}	0		0		0		ns
th(D)	Hold time, DQ valid	^t EHDX	0		0		0		ns
th(W)	Hold time, $\overline{\overline{W}}$	^t EHWH	0		0		0		ns
th (VPP)	Hold time, Vpp from valid status-register bit	tQVVL	0		0		0		ns
th(RP)	Hold time, $\overline{\text{RP}}$ at V _{HH} from valid status-register bit	^t QVPH	0		0		0		ns
t _{su(A)}	Setup time, A0-A17 (see Note 15)	^t AVEH	50		50		50		ns
t _{su(D)}	Setup time, DQ	^t DVEH	50		50		50		ns
t _{su(W)}	Setup time, \overline{W} before write operation	tWLEL	0		0		0		ns
t _{su(RP)}	Setup time, RP at V _{HH} to E going high	^t PHHEH	100		100		100		ns
t _{su(VPP)2}	Setup time, V_{PP} to \overline{E} going high	tVPEH	100		100		100		ns
t _{w(E)}	Pulse duration, E low	^t ELEH	50		50		50		ns
tw(EH)	Pulse duration, E high	^t EHEL	10		20		30		ns
trec(RPHE)	Recovery time, RP high to E going low	^t PHEL	450		450		450		ns

NOTE 15: A₋₁-A17 for byte-wide



timing requirements for TMS28F400AZy (automotive temperature range)

write/erase operations — \overline{E} -controlled writes (continued)

			'28F004 '28F400	•	'28F004. '28F400.	- 1	'28F004AZy90 '28F400AZy90 5-V V _{CC} RANGE		UNIT
		ALT. SYMBOL	5-V V RAN		5-V V RAN				
			MIN	MAX	MIN	MAX	MIN	MAX	
t _{c(E)}	Cycle time, write	t _{AVAV}	70		80		90		ns
^t c(E)OP	Cycle time, duration of programming operation	tEHQV1	6		6		7		μs
t _{c(E)ERB}	Cycle time, erase operation (boot block)	^t EHQV2	0.3		0.3		0.4		S
tc(E)ERP	Cycle time, erase operation (parameter block)	tEHQV3	0.3		0.3		0.4		s
t _{c(E)ERM}	Cycle time, erase operation (main block)	^t EHQV4	0.6		0.6		0.7		s
t _d (RPR)	Delay time, boot-block relock	^t PHBR		100		100		100	ns
th(A)	Hold time, A0-A17 (see Note 15)	^t EHAX	0		0		0		ns
^t h(D)	Hold time, DQ valid	tEHDX	0		0		0		ns
th(W)	Hold time, $\overline{\mathbb{W}}$	tEHWH	0		0		0		ns
th (VPP)	Hold time, Vpp from valid status-register bit	tQVVL	0		0		0		ns
^t h(RP)	Hold time, RP at V _{HH} from valid status-register bit	^t QVPH	0		0		0		ns
t _{su(A)}	Setup time, A0-A17 (see Note 15)	^t AVEH	50		50		50		ns
t _{su(D)}	Setup time, DQ valid	^t DVEH	50		50		50		ns
t _{su(W)}	Setup time, W before write operation	tWLEL	0		0		0		ns
t _{su(RP)}	Setup time, RP at V _{HH} to E going high	^t PHHEH	100		100		100		ns
t _{su(VPP)2}	Setup time, V_{PP} to \overline{E} going high	tVPEH	100		100		100		ns
t _{w(E)}	Pulse duration, E low	t _{ELEH}	60		60		60		ns
tw(EH)	Pulse duration, E high	^t EHEL	20		30		40		ns
trec(RPHE)	Recovery time, RP high to E going low	tPHEL	300		300		300		ns

NOTE 15: A₋₁-A17 for byte-wide




Figure 10. Power-Up Timing and Reset Switching




Figure 11. Read-Cycle Timing




Figure 12. Write-Cycle Timing (W-Controlled Write)






Figure 13. Write-Cycle Timing (E-Controlled Write)




Figure 14. Erase Cycle Timing (W-Controlled Write)




Figure 15. Erase-Cycle Timing (E-Controlled Write)




Figure 16. BYTE Timing, Changing From Word-Wide to Byte-Wide Mode







Figure 17. BYTE Timing, Changing From Byte-Wide to Word-Wide Mode



MECHANICAL DATA

DBJ (R-PDSO-G44)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.


- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.

MECHANICAL DATA

DCD (R-PDSO-G**)

PLASTIC DUAL SMALL-OUTLINE PACKAGE

40 PIN SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated