- Organization . . . 65536 by 8 Bits
- All Inputs/Outputs TTL-Compatible
- V<sub>CC</sub> Tolerance ±10%
- Maximum Access / Minimum Cycle Time

'28F512A-10 100 ns '28F512A-12 120 ns '28F512A-15 150 ns '28F512A-17 170 ns

- Industry-Standard Programming Algorithm
- 10000 and 1000 Program/Erase Cycles
- Latchup Immunity of 250 mA on all Input and Output Lines
- Low Power Dissipation (V<sub>CC</sub> = 5.5 V)
  - Active Write . . . 55 mW
  - Active Read . . . 165 mW
  - Electrical Erase . . . 82.5 mW
  - Standby . . . 0.55 mW (CMOS-Input Levels)
- Automotive Temperature Range
  - 40°C to 125°C


# description

The TMS28F512A Flash memory is a 65536 by 8-bit (524288-bit), programmable read-only memory that can be electrically bulk-erased and reprogrammed. It is available in 10000 and 1000 program/erase endurance cycle versions.

The TMS28F512A is offered in a 32-lead plastic leaded chip-carrier package with 1,25-mm (50-mil) lead spacing (FM suffix).

The TMS28F512A is characterized for operation in temperature ranges of 0°C to 70°C (FML suffix), -40°C to 85°C (FME suffix), and -40°C to 125°C (FMQ suffix).

# FM PACKAGE (TOP VIEW)




PIN	NOMENCLATURE
A0-A15 DQ0-DQ7 E G NC VCC VPP	Address Inputs Inputs (programming)/Outputs Chip Enable Output Enable No Internal Connection 5-V Power Supply 12-V Power Supply
VPP V <sub>S</sub> S W	12-V Power Supply Ground Write Enable



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




# device symbol nomenclature






# logic symbol†



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the N package.



# functional block diagram





# operation

Modes of operation are defined in Table 1.

**Table 1. Operation Modes** 

					F	UNCTION <sup>†</sup>		
	MODE	V <sub>PP</sub> <sup>‡</sup> (1)	E (22)	G (24)	A0 (12)	A9 (26)	W (31)	DQ0-DQ7 (13-15, 17-21)
	Read	V <sub>PPL</sub>	$V_{IL}$	$V_{IL}$	Х	Х	VIH	Data Out
	Output Disable	V <sub>PPL</sub>	$V_{IL}$	VIH	Х	Х	VIH	Hi-Z
Read	Standby and Write Inhibit	V <sub>PPL</sub>	$V_{IH}$	Х	Х	Х	Х	Hi-Z
	Algorithm-Selection Mode	\/==:	\/	\/	V <sub>IL</sub>	\/.=	\/	Mfr Equivalent Code 89h
	Algoritim-Selection Mode	VPPL	VIL	VIL	VIH	VID	VIH	Device Equivalent Code B8h
	Read	VPPH	VIL	V <sub>IL</sub>	Х	Х	VIH	Data Out
Read /	Output Disable	VPPH	V <sub>IL</sub>	VIH	Х	Х	VIH	Hi-Z
Write	Standby and Write Inhibit	VPPH	VIH	Х	Х	Х	Х	Hi-Z
	Write	VPPH	V <sub>IL</sub>	VIH	Х	Х	V <sub>IL</sub>	Data In

<sup>&</sup>lt;sup>†</sup> X can be V<sub>IL</sub> or V<sub>IH</sub>.

### read/output disable

When the outputs of two or more TMS28F512As are connected in parallel on the same bus, the output of any particular device in the circuit can be read with no interference from the competing outputs of other devices. To read the output of the TMS28F512A, a low-level signal is applied to the  $\overline{E}$  and  $\overline{G}$  pins. All other devices in the circuit should have their outputs disabled by applying a high-level signal to one of these pins.

#### standby and write inhibit

Active  $I_{CC}$  current can be reduced from 30 mA to 1 mA by applying a high TTL level on  $\overline{E}$  or to 100  $\mu$ A by applying a high CMOS level on  $\overline{E}$ . In this mode, all outputs are in the high-impedance state. The TMS28F512A draws active current when it is deselected during programming, erasure, or program/erase verification. It continues to draw active current until the operation is terminated.

#### algorithm-selection mode

The algorithm-selection mode provides access to a binary code that identifies the correct programming and erase algorithms. This mode is activated when A9 is forced to  $V_{\text{ID}}$ . Two identifier bytes are accessed by toggling A0. All other addresses must be held low. A0 low selects the manufacturer equivalent code 89h, and A0 high selects the device equivalent code B8h, as shown in Table 2.

**Table 2. Algorithm-Selection Modes** 

IDENTIFIEDS		PINS									
IDENTIFIER§	A0	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0	HEX	
Manufacturer Equivalent Code	VIL	1	0	0	0	1	0	0	1	89	
Device Equivalent Code	V <sub>IH</sub>	1	0	1	1	1	0	0	0	B8	

 $<sup>\$ \</sup>overline{E} = \overline{G} = V_{IL}, A1 - A8 = V_{IL}, A9 = V_{ID}, A10 - A15 = V_{IL}, V_{PP} = V_{PPL}.$ 

#### programming and erasure

In the erased state, all bits are at a logic one. Before erasing the device, all memory bits must be programmed to a logic zero. Afterwards, the entire chip is erased. At this point, the bits, now logic ones, can be programmed accordingly. Refer to the fastwrite- and fasterase-algorithms for further detail.



<sup>&</sup>lt;sup>‡</sup>V<sub>PPL</sub> ≤ V<sub>CC</sub> + 2 V; V<sub>PPH</sub> is the programming voltage specified for the device. For more details, see recommended operating conditions.

SMJS514C - FEBRUARY 1994 - REVISED AUGUST 1997

#### command register

The command register controls the program and erase functions of the TMS28F512A. The algorithm-selection mode can be activated using the command register in addition to the previously described method. When  $V_{PP}$  is high, the contents of the command register and the function being performed can be changed. The command register is written to when  $\overline{E}$  is low and  $\overline{W}$  is pulsed low. The address is latched on the leading edge of the pulse, while the data is latched on the trailing edge. Accidental programming or erasure is minimized because two commands must be executed to invoke either operation.

#### power supply considerations

Each device should have a 0.1- $\mu$ F ceramic capacitor connected between V<sub>CC</sub> and V<sub>SS</sub> to suppress circuit noise. Changes in current drain on V<sub>PP</sub> require it to have a bypass capacitor as well. Printed circuit traces for both power supplies should be appropriate to handle the current demand.

#### command definitions

See Table 3 for command definitions.

**Table 3. Command Definitions** 

COMMAND	REQUIRED	FIRS	ST BUS CYCLE		SECOND BUS CYCLE				
COMMAND	BUS CYCLES	OPERATION†	ADDRESS	DATA	OPERATION†	ADDRESS	DATA		
Read	1	Write	Х	00h	Read	RA	RD		
Algorithm-Selection Mode	3	Write	Х	90h	Read	0000 0001	89h B8h		
Set-Up-Erase/Erase	2	Write	Х	20h	Write	Х	20h		
Erase Verify	2	Write	EA	A0h	Read	Х	EVD		
Set-Up-Program/Program	2	Write	Х	40h	Write	PA	PD		
Program Verify	2	Write	Х	C0h	Read	Х	PVD		
Reset	2	Write	Х	FFh	Write	Х	FFh		

<sup>†</sup> Modes of operation are defined in Table 1

Legend:

- EA Address of memory location to be read during erase verify
- EVD Data read from location EA during erase verify
- PA Address of memory location to be programmed. Address is latched on the falling edge of W.
- PD Data to be programmed at location PA. Data is latched on the rising edge of  $\overline{W}$ .
- PVD Data read from location PA during program verify
- RA Address of memory location to be read
- RD Data read from location RA during the read operation

#### read command

Memory contents can be accessed while V<sub>PP</sub> is high or low. When V<sub>PP</sub> is high, writing 00h into the command register invokes the read operation. When the device is powered up, the default contents of the command register are 00h and the read operation is enabled. The read operation remains enabled until a different valid command is written to the command register.

#### algorithm-selection-mode command

The algorithm-selection mode is activated by writing 90h into the command register. The manufacturer equivalent code (89h) is identified by the value read from address location 0000h, and the device equivalent code (B8h) is identified by the value read from address location 0001h.



#### set-up-erase/erase commands

The erase algorithm initiates with  $\overline{E} = V_{IL}$ ,  $\overline{W} = V_{IL}$ ,  $\overline{G} = V_{IH}$ ,  $V_{PP} = V_{PPH}$ , and  $V_{CC} = 5$  V. To enter the erase mode, write the set-up-erase command, 20h, into the command register. After the TMS28F512A is in the erase mode, writing a second erase command, 20h, into the command register invokes the erase operation. The erase operation begins on the rising edge of  $\overline{W}$  and ends on the rising edge of the next  $\overline{W}$ . The erase operation requires 10 ms to complete before the erase-verify command, A0h, can be loaded.

Maximum erase timing is controlled by the internal stop timer. When the stop timer terminates the erase operation, the device enters an inactive state and remains inactive until another command is received.

#### erase-verify command

All bytes must be verified following an erase operation. After the erase operation is complete, an erased byte can be verified by writing the erase-verify command, A0h, into the command register. This command causes the device to exit the erase mode on the rising edge of  $\overline{W}$ . The address of the byte to be verified is latched on the falling edge of  $\overline{W}$ . The erase-verify operation remains enabled until a command is written to the command register.

To determine whether or not all the bytes have been erased, the TMS28F512A applies a margin voltage to each byte. If FFh is read from the byte, all bits in the designated byte have been erased. The erase-verify operation continues until all of the bytes have been verified. If FFh is not read from a byte, an additional erase operation needs to be executed. Figure 1 shows the combination of commands and bus operations for electrically erasing the TMS28F512A.

#### set-up-program/program commands

The programming algorithm initiates with  $\overline{E} = V_{IL}$ ,  $\overline{W} = V_{IL}$ ,  $\overline{G} = V_{IH}$ ,  $V_{PP} = V_{PPH}$ , and  $V_{CC} = 5$  V. To enter the programming mode, write the set-up-program command, 40h, into the command register. The programming operation is invoked by the next write-enable pulse. Addresses are latched internally on the falling edge of  $\overline{W}$ , and data is latched internally on the rising edge of  $\overline{W}$ . The programming operation begins on the rising edge of  $\overline{W}$  and ends on the rising edge of the next  $\overline{W}$  pulse. The program operation requires 10  $\mu$ s for completion before the program-verify command, C0h, can be loaded.

Maximum program timing is controlled by the internal stop timer. When the stop timer terminates the program operation, the device enters an inactive state and remains inactive until a command is received.

#### program-verify command


The TMS28F512A can be programmed sequentially or randomly because it is programmed one byte at a time. Each byte must be verified after it is programmed. The program-verify operation prepares the device to verify the most recently programmed byte. To invoke the program-verify operation, C0h must be written into the command register. The program-verify operation ends on the rising edge of  $\overline{W}$ .

While verifying a byte, the TMS28F512A applies an internal margin voltage to the designated byte. If the true data and programmed data match, programming continues to the next designated byte location; otherwise, the byte must be reprogrammed. Figure 1 shows how commands and bus operations are combined for byte programming.

#### reset command

To reset the TMS28F512A after set-up-erase command or set-up-program command operations without changing the contents in memory, write FFh into the command register two consecutive times. After executing the reset command, the device defaults to the read mode.





NOTES: A. Refer to the recommended operating conditions for the value of VPPH.

B. Refer to the recommended operating conditions for the value of VPPL.

Figure 1. Programming Flowchart: Fastwrite Algorithm



SMJS514C - FEBRUARY 1994 - REVISED AUGUST 1997

# Fastwrite algorithm

The TMS28F512A is programmed using the Texas Instruments fastwrite-algorithm previously shown in Figure 1. This algorithm programs in a nominal time of two seconds.

## Fasterase algorithm


The TMS28F512A is erased using the Texas Instruments fasterase-algorithm shown in Figure 2. The memory array needs to be completely programmed (using the Fastwrite algorithm) before erasure begins. Erasure typically occurs in one second.

#### parallel erasure

To reduce total erase time, several devices can be erased in parallel. Since each Flash memory can erase at a different rate, every device must be verified separately after each erase pulse. After a given device has been successfully erased, the erase command should not be issued to this device again. All devices that complete erasure should be masked until the parallel erasure process is finished as shown in Figure 3.

Examples of how to mask a device during parallel erase include driving the  $\overline{E}$  pin high, writing the read command (00h) to the device when the others receive a set-up-erase or erase command, or disconnecting it from all electrical signals with relays or other types of switches.





NOTES: A. Refer to the recommended operating conditions for the value of VPPH.

B. Refer to the recommended operating conditions for the value of VPPL.

Figure 2. Flash-Erase Flowchart: Fasterase Algorithm






Figure 3. Parallel-Erase Flow Diagram



absolute maximum ratings over operating free-air temperature range	(unless otherwise noted)†
Supply voltage range, V <sub>CC</sub> (see Note 1)	– 0.6 V to 7 V
Supply voltage range, VPP	– 0.6 V to 14 V
Input voltage range (see Note 2): All inputs except A9	– 0.6 V to V <sub>CC</sub> + 1 V
A9	– 0.6 V to 13.5 V
Output voltage range (see Note 3)	– 0.6 V to V <sub>CC</sub> + 1 V
Operating free-air temperature range during read/erase/program, TA	
FML	0°C to 70°C
FME	– 40°C to 85°C
FMQ	– 40° C to 125°C
Storage temperature range, T <sub>sta</sub>	– 65°C to 150°C

NOTES: 1. All voltage values are with respect to VSS.

- 2. The voltage on any input pin can undershoot to -2.0 V for periods less than 20 ns.
- 3. The voltage on any output pin can overshoot to 7.0 V for periods less than 20 ns.

# recommended operating conditions

					MIN	TYP	MAX	UNIT
Vcc	Supply voltage	During write/read/flash er	ase		4.5	5	5.5	٧
V-0-0	Supply voltage	During read only (VPPL)		0		V <sub>CC</sub> + 2	V	
VPP	Supply voltage	During write/read/flash er	ase (VppH)		11.4	12	12.6	V
$V_{\text{ID}}$	Voltage level on A9 for algo	rithm-selection mode			11.5		13	V
V	High-level dc input voltage		TTL		2		V <sub>CC</sub> +0.5	<b>\</b>
VIH	r light-level do iriput voltage		CMOS	V	CC - 0.5		V <sub>CC</sub> +0.5	V
V	Low-level dc input voltage		TTL		-0.5		0.8	V
VIL	Low-level dc Iliput voltage		CMOS	G	SND - 0.2		GND+0.2	V
			FML suffix		0		70	
TA	Operating free-air temperat	ure	FME suffix		<b>- 40</b>		85	°C
			FMQ suffix		<b>- 40</b>		125	



<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
\/a	Lligh lovel cutnut voltage		I <sub>OH</sub> = - 2.5 mA	2.4			V
VOH	High-level output voltage		I <sub>OH</sub> = - 100 μA	V <sub>CC</sub> - 0.4			V
\/a.	Low lovel output voltogo		I <sub>OL</sub> = 5.8 mA			0.45	V
VOL	Low-level output voltage		I <sub>OL</sub> = 100 μA			0.1	V
I <sub>ID</sub>	A9 algorithm-selection-mo	de current	A9 = V <sub>ID</sub> max			200	μΑ
1.	Input current (leakage)	All except A9	V <sub>I</sub> = 0 V to 5.5 V			±1	^
<u> </u>	Input current (leakage)	A9	V <sub>I</sub> = 0 V to 13 V			± 200	μΑ
IO	Output current (leakage)		$V_O = 0 V \text{ to } V_{CC}$			±10	μΑ
lan.	Ven aupply ourrant (road)	etendby)	Vpp = VppH, Read mode			200	μΑ
IPP1	Vpp supply current (read/	standby)	Vpp = VppL			±10	μΑ
I <sub>PP2</sub>	Vpp supply current (during (see Note 4)	g program pulse)	Vpp = VppH			30	mA
I <sub>PP3</sub>	Vpp supply current (during (see Note 4)	g flash erase)	Vpp = VppH			30	mA
I <sub>PP4</sub>	Vpp supply current (during program/erase-verify) (see	•	V <sub>PP</sub> = V <sub>PPH</sub>			5.0	mA
1	V <sub>CC</sub> supply current	TTL-input level	$V_{CC} = 5.5 \text{ V},  \overline{E} = V_{IH}$			1	mA
Iccs	(standby)	CMOS-input level	$V_{CC} = 5.5 \text{ V}, \overline{E} = V_{CC}$			100	μΑ
I <sub>CC1</sub>	V <sub>CC</sub> supply current (active	e read)	$V_{CC} = 5.5 \text{ V},  \overline{E} = V_{IL},  f = 6 \text{ MHz},$ $I_{OUT} = 0 \text{ mA}$			30	mA
I <sub>CC2</sub>	V <sub>CC</sub> average supply curre (see Note 4)	nt (active write)	$V_{CC} = 5.5 \text{ V},  \overline{E} = V_{IL},  \text{Programming in progress}$			10	mA
ICC3	V <sub>CC</sub> average supply curre (see Note 4)	nt (flash erase)	$V_{CC} = 5.5 \text{ V},  \overline{E} = V_{IL},  \text{Erasure in}$ progress			15	mA
ICC4	V <sub>CC</sub> average supply curre (program/erase-verify) (see		$V_{CC} = 5.5 \text{ V},  \overline{E} = V_{IL},  V_{PP} = V_{PPH},$ Program/erase-verify in progress			15	mA

NOTE 4: Characterization data available.

# capacitance over recommended ranges of supply voltage and operating free-air temperature, $f=1\ \text{MHz}^{\dagger}$

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
Cl	Input capacitance	$V_I = 0 V$ , $f = 1 MHz$		6	pF
CO	Output capacitance	$V_O = 0 V, f = 1 MHz$		12	pF

<sup>†</sup> Capacitance measurements are made on sample basis only.



# switching characteristics over recommended ranges of supply voltage and operating free-air temperature

		TEST	ALTERNATE	'28F51	2A-10	'28F5	12A-12	'28F51	12A-15	'28F51	2A-17	LINUT
		CONDITIONS	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
ta(A)	Access time from address, A		<sup>t</sup> AVQV		100		120		150		170	ns
<sup>t</sup> a(E)	Access time from $\overline{\overline{E}}$		<sup>t</sup> ELQV		100		120		150		170	ns
ta(G)	Access time from G		<sup>t</sup> GLQV		45		50		55		60	ns
t <sub>c(R)</sub>	Cycle time, read	1	t <sub>AVAV</sub>	100		120		150		170		ns
<sup>t</sup> d(E)	Delay time, E low to low-Z output	C <sub>L</sub> = 100 pF, One Series 74	<sup>t</sup> ELQX	0		0		0		0		ns
<sup>t</sup> d(G)	Delay time, G low to low-Z output	TTL Load, Input t <sub>r</sub> ≤ 20 ns,	<sup>t</sup> GLQX	0		0		0		0		ns
t <sub>dis(E)</sub>	Chip disable time to Hi-Z output	Input t <sub>f</sub> ≤ 20 ns	<sup>t</sup> EHQZ	0	55	0	55	0	55	0	55	ns
tdis(G)	Output disable time to Hi-Z output		<sup>t</sup> GHQZ	0	30	0	30	0	35	0	35	ns
t <sub>h(D)</sub>	Hold time, data valid from address, E, or G‡		<sup>t</sup> AXQX	0		0		0		0		ns
t <sub>rec(W)</sub>	Write recovery time before read		<sup>t</sup> WHGL	6		6		6		6		μs

<sup>‡</sup>Whichever occurs first



# timing requirements-write/erase/program operations

		ALTERNATE	'28	F512A-	10	'28	F512A-	12	LINUT
		SYMBOL	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
t <sub>C(W)</sub>	Cycle time, write using W	t <sub>AVAV</sub>	100			120			ns
t <sub>c(W)</sub> PR	Cycle time, programming operation	tWHWH1	10			10			μs
t <sub>c(W)ER</sub>	Cycle time, erase operation	tWHWH2	9.5	10		9.5	10		ms
th(A)	Hold time, address	tWLAX	55			60			ns
th(E)	Hold time, E	tWHEH	0			0			ns
th(WHD)	Hold time, data valid after $\overline{\overline{W}}$ high	tWHDX	10			10			ns
t <sub>su(A)</sub>	Setup time, address	tAVWL	0			0			ns
t <sub>su(D)</sub>	Setup time, data	t <sub>DVWH</sub>	50			50			ns
t <sub>su(E)</sub>	Setup time, $\overline{E}$ before $\overline{W}$	t <sub>ELWL</sub>	20			20			ns
t <sub>su</sub> (EHVPP)	Setup time, E high to Vpp ramp	t <sub>EHVP</sub>	100			100			ns
t <sub>su(VPPEL)</sub>	Setup time, Vpp to E low	tVPEL	1.0			1.0			μs
t <sub>rec(W)</sub>	Recovery time, $\overline{W}$ before read	tWHGL	6			6			μs
trec(R)	Recovery time, read before $\overline{\overline{W}}$	<sup>t</sup> GHWL	0			0			μs
t <sub>w(W)</sub>	Pulse duration, $\overline{W}$ (see Note 5)	tWLWH	60			60			ns
t <sub>w(WH)</sub>	Pulse duration, $\overline{W}$ high	tWHWL	20			20			ns
t <sub>r(VPP)</sub>	Rise time, Vpp	t <sub>VPPR</sub>	1			1			μs
t <sub>f</sub> (VPP)	Fall time, Vpp	tVPPF	1			1			μs

		ALTERNATE	'28	F512A-	15	'28	F512A-1	17	UNIT
		SYMBOL	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
t <sub>C</sub> (W)	Cycle time, write using W	t <sub>AVAV</sub>	150			170			ns
t <sub>c(W)</sub> PR	Cycle time, programming operation	tWHWH1	10			10			μs
t <sub>c(W)ER</sub>	Cycle time, erase operation	tWHWH2	9.5	10		9.5	10		ms
t <sub>h(A)</sub>	Hold time, address	tWLAX	60			70			ns
th(E)	Hold time, E	tWHEH	0			0			ns
t <sub>h(WHD)</sub>	Hold time, data valid after $\overline{\overline{W}}$ high	tWHDX	10			10			ns
t <sub>su(A)</sub>	Setup time, address	t <sub>AVWL</sub>	0			0			ns
t <sub>su(D)</sub>	Setup time, data	<sup>t</sup> DVWH	50			50			ns
t <sub>su(E)</sub>	Setup time, E before W	t <sub>ELWL</sub>	20			20			ns
t <sub>su</sub> (EHVPP)	Setup time, E high to VPP ramp	t <sub>EHVP</sub>	100			100			ns
t <sub>su(VPPEL)</sub>	Setup time, Vpp to $\overline{\overline{E}}$ low	tVPEL	1.0			1.0			μs
t <sub>rec(W)</sub>	Recovery time, $\overline{W}$ before read	tWHGL	6			6			μs
trec(R)	Recovery time, read before $\overline{\overline{W}}$	<sup>t</sup> GHWL	0			0			μs
t <sub>W(W)</sub>	Pulse duration, $\overline{W}$ (see Note 5)	tWLWH	60			60			ns
t <sub>w(WH)</sub>	Pulse duration, W high	tWHWL	20			20			ns
t <sub>r(VPP)</sub>	Rise time, Vpp	tVPPR	1			1			μs
t <sub>f</sub> (VPP)	Fall time, VPP	tVPPF	1			1			μs


NOTE 5: Rise/fall time ≤ 10 ns



# timing requirements — alternative E-controlled writes

		ALTERNATE	'28F51	2A-10	'28F51	2A-12	'28F51	2A-15	'28F512	2A-17	LINUT
		SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t <sub>C</sub> (W)	Cycle time, write using E	t <sub>AVAV</sub>	100		120		150		170		ns
t <sub>C</sub> (E)PR	Cycle time, programming operation	<sup>t</sup> EHEH	10		10		10		10		μs
t <sub>h(EA)</sub>	Hold time, address	t <sub>ELAX</sub>	75		80		80		90		ns
th(ED)	Hold time, data	tEHDX	10		10		10		10		ns
th(W)	Hold time, $\overline{W}$	<sup>t</sup> EHWH	0		0		0		0		ns
t <sub>su(A)</sub>	Setup time, address	<sup>t</sup> AVEL	0		0		0		0		ns
t <sub>su(D)</sub>	Setup time, data	<sup>t</sup> DVEH	50		50		50		50		ns
t <sub>su(W)</sub>	Setup time, W before E	tWLEL	0		0		0		0		ns
t <sub>su</sub> (VPPEL)	Setup time, $V_{PP}$ to $\overline{E}$ low	tVPEL	1.0		1.0		1.0		1.0		μs
trec(E)R	Recovery time, write using $\overline{\overline{E}}$ before read	<sup>t</sup> EHGL	6		6		6		6		μs
trec(E)W	Recovery time, read before write using E	<sup>t</sup> GHEL	0		0		0		0		μs
t <sub>W</sub> (E)	Pulse duration, write using E	<sup>t</sup> ELEH	70		70		70		80		ns
tw(EH)	Pulse duration, write, E high	t <sub>EHEL</sub>	20		20		20		20		ns

# PARAMETER MEASUREMENT INFORMATION



NOTE A: C<sub>L</sub> includes probe and fixture capacitance.




Figure 4. Load Circuit and Voltage Waveforms

AC testing inputs are driven at 2.4 V for logic high and 0.45 V for logic low. Timing measurements are made at 2 V for logic high and 0.8 V for logic low on both inputs and outputs. Each device should have a 0.1- $\mu$ F ceramic capacitor connected between V<sub>CC</sub> and V<sub>SS</sub> as close as possible to the device pins.






Figure 5. Read-Cycle Timing




Figure 6. Write-Cycle Timing






Figure 7. Write-Cycle (Alternative E-Controlled Writes) Timing




Figure 8. Flash-Erase-Cycle Timing



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated