- Organization . . . 262144 by 8-Bits
- Pin Compatible With Existing 2-Megabit EPROMs
- V_{CC} Tolerance ±10%
- All Inputs/Outputs TTL Compatible
- Maximum Access/Minimum Cycle Time


'28F020-10	100 ns
'28F020-12	120 ns
'28F020-15	150 ns
'28F020-17	170 ns

- Industry-Standard Programming Algorithm
- 100000 and 10000 Program/Erase-Cycle Versions Available
- Latchup Immunity of 250 mA on All Input and Output Lines
- Low Power Dissipation (V_{CC} = 5.5 V)
 - Active Write . . . 55 mW
 - Active Read . . . 165 mW
 - Electrical Erase . . . 82.5 mW
 - Standby . . . 0.55 mW (CMOS-Input Levels)
- Automotive Temperature Range
 40°C to 125°C

description

The TMS28F020 flash memory is a 262144 by 8-bit (2097152-bit), programmable read-only memory that can be electrically bulk-erased and reprogrammed. It is available in 100000 and 10000 program/erase-endurance-cycle versions.

The TMS28F020 is offered in a 32-lead plastic leaded chip-carrier package using 1,25-mm (50-mil) lead spacing (FM suffix) and a 32-lead thin small-outline package (DD suffix).



PIN NO	DMENCLATURE
A0-A17 DQ0-DQ7 E G VCC VPP VSS W	Address Inputs Inputs (programming)/Outputs Chip Enable Output Enable 5-V Power Supply 12-V Power Supply Ground Write Enable




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



DD PACKAGE (TOP VIEW)




device symbol nomenclature






logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the FM package.



functional block diagram





operation

The operation of the TMS28F020 is fully summarized in Table 1 with required signal levels shown for each operation. The sections following the table describe operations in detail.

FUNCTION[†] MODE Ē G $\overline{\mathsf{w}}$ DQ0-DQ7 V_{PP}[‡] A0 Δ9 (22)(24)(26)(31)(13-15, 17-21)(12)(1) Χ Read V_{PPL} V_{IL} ۷ıı Χ ۷ін Data Out **Output Disable** Χ Χ Hi-Z VPPL V_{IL} ۷ін ۷ін Standby and Write Inhibit V_{IH} Χ Χ Χ Χ Hi-Z Read VPPL ٧II Mfr-Equivalent Code 89h Algorithm-Selection Mode V_{IL} V_{IL} V_{ID} VPPL ۷ін ۷ін Device-Equivalent Code BDh Read V_{PPH} ۷ıı ۷II Χ Χ ۷ін Data Out Hi-Z **Output Disable** Χ V_{IL} V_{IH} ۷ін Read/ V_{PPH} Write Standby and Write Inhibit V_{IH} Χ Χ Χ Χ Hi-Z V_{PPH} Write Χ Χ V_{IL} Data In V_{IL} ۷ін V_{PPH}

Table 1. Operation Modes

read/output disable

When the outputs of two or more TMS28F020s are connected in parallel on the same bus, the output of any particular device in the circuit can be read with no interference from the competing outputs of other devices. To read the output of the TMS28F020, a low-level signal is applied to \overline{E} and \overline{G} . All other devices in the circuit should have their outputs disabled by applying a high-level signal to one of these terminals.

standby and write inhibit

Active I_{CC} current can be reduced from 30 mA to 1 mA by applying a high TTL level on \overline{E} or to 100 μ A with a high CMOS level on \overline{E} . In this mode, all outputs are in the high-impedance state. The TMS28F020 draws active current when it is deselected during programming, erasure, or program/erase verification. It continues to draw active current until the operation is terminated.

algorithm-selection mode

The algorithm-selection mode provides access to a binary code identifying the correct programming and erase algorithms. This mode is activated when A9 is forced to V_{ID} . Two identifier bytes are accessed by toggling A0. All other addresses must be held low. A0 low selects the manufacturer-equivalent code 89h, and A0 high selects the device-equivalent code BDh, as shown in the algorithm-selection mode table below:

IDENTIFIED [®]	TERMINALS									
IDENTIFIER§	A0	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0	HEX
Manufacturer-Equivalent Code	V _{IL}	1	0	0	0	1	0	0	1	89
Device-Equivalent Code	VIH	1	0	1	1	1	1	0	1	BD

 $[\]S \overline{E} = \overline{G} = V_{IL}$, A1-A8 = V_{IL} , A9 = V_{ID} , A10-A17 = V_{IL} , $V_{PP} = V_{PPL}$.

programming and erasure

In the erased state, all bits are at a logic 1. Before erasing the device, all memory bits must be programmed to a logic 0. Afterward, the entire chip is erased. At this point, the bits, now logic 1s, can be programmed accordingly (refer to the Fastwrite and Fasterase algorithms for further detail).



TX can be V_{IL} or V_{IH}.

[‡] VPPL ≤ VCC + 2 V; VPPH is the programming voltage specified for the device. For more details, refer to the recommended operating conditions.

command register

The command register controls the program and erase functions of the TMS28F020. The algorithm-selection mode can be activated using the command register in addition to the method described in the algorithm-selection mode section. When VPP is high, the contents of the command register and the function being performed can be changed. The command register is written to when \overline{E} is low and \overline{W} is pulsed low. The address is latched on the leading edge of the pulse and the data is latched on the trailing edge. Accidental programming or erasure is minimized because two commands must be executed to invoke either operation. The command register is inhibited when V_{CC} is below the erase/write lockout voltage, V_{LKO}.

power supply considerations

Each device should have a 0.1- μ F ceramic capacitor connected between V_{CC} and V_{SS} to suppress circuit noise. Changes in current drain on VPP require it to have a bypass capacitor to VSS as well. Printed-circuit traces for both power supplies should be appropriate to handle the current demand.

Table 2. Command Definitions

COMMAND	REQUIRED BUS	FIRS	ST BUS CYCLE		SECOND BUS CYCLE				
COMMAND	CYCLES	OPERATION†	ADDRESS	DATA	OPERATION†	ADDRESS	DATA		
Read	1	Write	Х	00h	Read	RA	RD		
Algorithm-Selection Mode	3	Write	Х	90h	Read	0 0000 0 0001	89h BDh		
Set-Up-Erase/Erase	2	Write	Х	20h	Write	Х	20h		
Erase Verify	2	Write	EA	A0h	Read	Х	EVD		
Set-Up-Program/Program	2	Write	Х	40h	Write	PA	PD		
Program Verify	2	Write	Х	C0h	Read	Х	PVD		
Reset	2	Write	Х	FFh	Write	Х	FFh		

[†] Modes of operation are defined in Table 1.

Legend:

- EΑ Address of memory location to be read during erase verify
- RA Address of memory location to be read
- Address of memory location to be programmed. Address is latched on the falling edge of \overline{W} . PΑ
- RD Data read from location RA during the read operation
- EVD Data read from location EA during erase verify
- Data to be programmed at location PA. Data is latched on the rising edge of \overline{W} . PD
- PVD Data read from location PA during program verify



command definitions

read command

Memory contents can be accessed while V_{PP} is high or low. When V_{PP} is high, writing 00h into the command register invokes the read operation. When the device is powered up, the default contents of the command register are 00h and the read operation is enabled. The read operation remains enabled until a different valid command is written to the command register.

algorithm-selection-mode command

The algorithm-selection mode is activated by writing 90h into the command register. The manufacturer-equivalent code (89h) is identified by the value read from address location 00000h, and the device-equivalent code (BDh) is identified by the value read from address location 00001h.

set-up-erase/erase commands

The erase algorithm begins with $\overline{E} = V_{IL}$, $\overline{W} = V_{IL}$, $\overline{G} = V_{IH}$, $V_{PP} = V_{PPH}$, and $V_{CC} = 5$ V. To enter the erase mode, write the set-up-erase command, 20h, into the command register. Writing a second erase command, 20h, into the command register invokes the erase operation. The erase operation begins on the rising edge of \overline{W} and ends on the rising edge of the next \overline{W} . The erase operation requires 10 ms to complete before the erase-verify command, A0h, can be loaded.

Maximum erase timing is controlled by the internal stop timer. When the stop timer terminates the erase operation, the device enters an inactive state and remains inactive until a command is received.

erase-verify command

All bytes must be verified following an erase operation. After the erase operation is complete, an erased byte can be verified by writing the erase-verify command, A0h, into the command register. This command causes the device to exit the erase mode on the rising edge of \overline{W} . The address of the byte to be verified is latched on the falling edge of \overline{W} . The erase-verify operation remains enabled until a command is written to the command register.

To determine whether or not all the bytes have been erased, the TMS28F020 applies a margin voltage to each byte. If FFh is read from the byte, all bits in the designated byte have been erased. The erase-verify operation continues until all of the bytes have been verified. If FFh is not read from a byte, an additional erase operation must be executed. Figure 1 shows the combination of commands and bus operations for electrically erasing the TMS28F020.

set-up-program/program commands

The programming algorithm begins with $\overline{E} = V_{IL}$, $\overline{W} = V_{IL}$, $\overline{G} = V_{IH}$, $V_{PP} = V_{PPH}$, and $V_{CC} = 5$ V. To enter the programming mode, write the set-up-program command, 40h, into the command register. The programming operation is invoked by the next write-enable pulse. Addresses are latched internally on the falling edge of \overline{W} , and data is latched internally on the rising edge of \overline{W} . The programming operation begins on the rising edge of \overline{W} and ends on the rising edge of the next \overline{W} pulse. The program operation requires 10 μ s for completion before the program-verify command, C0h, can be loaded.

Maximum program timing is controlled by the internal stop timer. When the stop timer terminates the program operation, the device enters an inactive state and remains inactive until a command is received.



SMJS020C - OCTOBER 1994 - REVISED JANUARY 1998

program-verify command

The TMS28F020 can be programmed sequentially or randomly because it is programmed one byte at a time. Each byte must be verified after it is programmed. The program-verify operation prepares the device to verify the most recently programmed byte. To invoke the program-verify operation, C0h must be written into the command register. The program-verify operation ends on the rising edge of \overline{W} .

While verifying a byte, the TMS28F020 applies an internal margin voltage to the designated byte. If the true data and programmed data match, programming continues to the next designated byte location; otherwise, the byte must be reprogrammed. Figure 2 shows how commands and bus operations are combined for byte programming.

reset command

To reset the TMS28F020 after set-up-erase command or set-up-program command operations without changing the contents in memory, write FFh into the command register two consecutive times. After executing the reset command, the device will default to the read mode.

Fastwrite algorithm

The TMS28F020 is programmed using the Texas Instruments Fastwrite algorithm shown in Figure 2. This algorithm programs in a nominal time of four seconds.

Fasterase algorithm


The TMS28F020 is erased using the Texas Instruments Fasterase algorithm shown in Figure 1. The memory array needs to be completely programmed (using the Fastwrite algorithm) before erasure begins. Erasure typically occurs in two seconds.

parallel erasure

To reduce total erase time, several devices can be erased in parallel. Since each Flash memory can erase at a different rate, every device must be verified separately after each erase pulse. After a given device has been successfully erased, the erase command should not be issued to this device again for this erase cycle. All devices that complete erasure should be masked until the parallel erasure process is finished (see Figure 3).

Examples of how to mask a device during parallel erase include driving \overline{E} high, writing the read command (00h) to the device when the others receive a set-up-erase or erase command, or disconnecting it from all electrical signals with relays or other types of switches.






NOTES: A. Refer to the recommended operating conditions for the value of VPPH.

B. Refer to the recommended operating conditions for the value of $V_{\mbox{\footnotesize{PPL}}}$.

Figure 1. Flash-Erase Flowchart: Fasterase Algorithm






NOTES: A. Refer to the recommended operating conditions for the value of VPPH.

B. Refer to the recommended operating conditions for the value of VPPL.

Figure 2. Programming Flowchart: Fastwrite Algorithm





† n = number of devices being erased.

Figure 3. Parallel-Erase Flow Diagram



absolute maximum ratings over operating free-air temperature range (un	less otherwise noted)†
Supply voltage range, V _{CC} (see Note 1)	0.6 V to 7 V
Supply voltage range, VPP	0.6 V to 14 V
Input voltage range (see Note 2): All inputs except A9	$-0.6 \text{ V to V}_{CC} + 1 \text{ V}$
A9	0.6 V to 13.5 V
Output voltage range (see Note 3)	$-0.6 \text{ V to V}_{CC} + 1 \text{ V}$
Operating free-air temperature range during read/erase/program, T _A :	
L	0°C to 70°C
E	– 40°C to 85°C
Q	40°C to 125°C
Storage temperature range, T _{stg}	65°C to 150°C

NOTES: 1. All voltage values are with respect to VSS.

- 2. The voltage on any input can undershoot to -2 V for periods less than 20 ns.
- 3. The voltage on any output can overshoot to 7 V for periods less than 20 ns.

recommended operating conditions

				MIN	TYP	MAX	UNIT
Vcc	Supply voltage	During write/read/flash erase		4.5	5	5.5	V
\/nn	Supply voltage	During read only (VPPL)		0		V _{CC} + 2	V
VPP	Supply voltage	During write/read/flash erase (VppH)	11.4	12	12.6	V	
V _{IH} High-level dc input voltage		taga	TTL inputs	2		V _{CC} + 0.5	V
VIH	r light-level dc input voi	lage	CMOS inputs	V _{CC} – 0.5		V _{CC} + 0.5	
\/	Low lovel de input volt	rago	TTL inputs	-0.5		0.8	V
VIL.	V _{IL} Low-level dc input voltage		CMOS inputs	GND - 0.2	GND + 0.2		V
V_{ID}	Voltage level on A9 fo	r algorithm-selection mode	11.5		13	V	



[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature

	PARAMETER		TEST CON	DITIONS	MIN	MAX	UNIT
\/-··	High lovel output voltage		$I_{OH} = -2.5 \text{ mA}$		2.4		V
VOH	High-level output voltage		Ι _{ΟΗ} = – 100 μΑ		V _{CC} - 0.4		V
\/-·	Low-level output voltage		$I_{OL} = 5.8 \text{ mA}$			0.45	V
VOL	Low-level output voltage		I _{OL} = 100 μA			0.1	V
I _{ID}	A9 algorithm-selection-mode current	orithm-selection-mode current				200	μΑ
1.	Innuit current (Innuitage)	All except A9	V _I = 0 V to 5.5 V			±1	
11	Input current (leakage)	A9	$V_{I} = 0 \text{ V to } 13 \text{ V}$			± 200	μΑ
IO	Output current (leakage)		$V_O = 0 \text{ V to } V_{CC}$;		±10	μΑ
I	\/_ = quanty quanty (read/standby)		Vpp = VppH,	Read mode		200	μΑ
IPP1	V _{PP} supply current (read/standby)		Vpp = VppL			±10	μА
I _{PP2}	V _{PP} supply current (during program puls	e) (see Note 4)	V _{PP} = V _{PPH}			30	mA
I _{PP3}	V _{PP} supply current (during flash erase) (Vpp supply current (during flash erase) (see Note 4)				30	mA
IPP4	Vpp supply current (during program/eras (see Note 4)	se verify)	Vpp = VppH			5	mA
	V	TTL-input level	V _{CC} = 5.5 V,	E = V _{IH}		1	mA
Iccs	V _{CC} supply current (standby)	CMOS-input level	$V_{CC} = 5.5 \text{ V},$	E = V _{CC}		100	μΑ
I _{CC1}	V _{CC} supply current (active read)		V _{CC} = 5.5 V, f = 6 MHz,	$\overline{E} = V_{IL},$ $I_{OUT} = 0 \text{ mA}$		30	mA
I _{CC2}	V _{CC} average supply current (active write	e) (see Note 4)	V _{CC} = 5.5 V, Programming in	E = V _{IL} , progress		10	mA
I _{CC3}	V _{CC} average supply current (flash erase	V _{CC} = 5.5 V, Erasure in progre	E = V _{IL} , ess		15	mA	
I _{CC4}	V _{CC} average supply current (program/er (see Note 4)	ase verify)	V _{CC} = 5.5 V, V _{PP} = V _{PPH} , Program/erase v	$\overline{E} = V_{IL}$, erify in progress		15	mA
VLKO	V _{CC} erase/write lockout voltage		Vpp = VppH		2.5		V

NOTE 4: Characterization data available

capacitance over recommended ranges of supply voltage and operating free-air temperature, $f=1\ \text{MHz}^{\dagger}$

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
Ci	Input capacitance	V _I = 0 V		6	pF
Co	Output capacitance	V _O = 0 V		12	pF

[†] Capacitance measurements are made on sample basis only.



switching characteristics over recommended ranges of supply voltage and operating free-air temperature

	PARAMETER	TEST	ALTERNATE	'28F02	20-10	'28F0	20-12	'28F02	20 - 15	'28F020-17		UNIT
	ARAMETER	CONDITIONS	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNII
ta(A)	Access time from address, A0-A17		^t AVQV		100		120		150		170	ns
^t a(E)	Access time from chip enable, E		^t ELQV		100		120		150		170	ns
ten(G)	Access time from output enable, \overline{G}		^t GLQV		45		50		55		60	ns
t _{c(R)}	Cycle time, read		^t AVAV	100		120		150		170		ns
^t d(E)	Delay time, E going low to low-impedance output		^t ELQX	0		0		0		0		ns
^t d(G)	Delay time, G going low to low-impedance output	$C_L = 100 \text{ pF},$ 1 Series 74 TTL load, Input $t_r \le 20 \text{ ns},$	[†] GLQX	0		0		0		0		ns
^t dis(E)	Chip disable time to high-impedance output	Input t _f ≤ 20 ns	^t EHQZ	0	55	0	55	0	55	0	55	ns
^t dis(G)	Output disable time to high-impedance output		^t GHQZ	0	30	0	30	0	35	0	35	ns
t _{h(D)}	Hold time, data valid from address, \overline{E} or \overline{G}^{\dagger}		^t AXQX	0		0		0		0		ns
t _{rec(W)}	Write recovery time before read		^t WHGL	6		6		6		6		μs

[†] Whichever occurs first



timing requirements-write/erase/program operations

		ALTERNATE	'2	BF020-1	0	'2	BF020-1	2	UNIT
		SYMBOL	MIN	NOM	MAX	MIN	NOM	MAX	UNII
t _{c(W)}	Cycle time, write using W	t _{AVAV}	100			120			ns
t _{c(W)PR}	Cycle time, programming operation	tWHWH1	10			10			μs
t _{c(W)ER}	Cycle time, erase operation	tWHWH2	9.5	10		9.5	10		ms
th(A)	Hold time, address	tWLAX	55			60			ns
th(E)	Hold time, E	tWHEH	0			0			ns
th(WHD)	Hold time, data valid after \overline{W} high	tWHDX	10			10			ns
t _{su(A)}	Setup time, address	†AVWL	0			0			ns
t _{su(D)}	Setup time, data	^t DVWH	50			50			ns
t _{su(E)}	Setup time, E before W	t _{ELWL}	20			20			ns
t _{su(VPPEL)}	Setup time, Vpp to E going low	tVPEL	1			1			μs
trec(W)	Recovery time, $\overline{\overline{W}}$ before read	tWHGL	6			6			μs
trec(R)	Recovery time, read before W	^t GHWL	0			0			μs
t _{w(W)}	Pulse duration, $\overline{\overline{W}}$ (see Note 5)	tWLWH	60			60			ns
t _{w(WH)}	Pulse duration, W high	tWHWL	20			20			ns
t _{r(VPP)}	Rise time, V _{PP}	t _{VPPR}	1			1			μs
t _f (VPP)	Fall time, Vpp	tVPPF	1			1			μs

		ALTERNATE	'2	BF020-1	5	'2	BF020-1	7	UNIT
		SYMBOL	MIN	NOM	MAX	MIN	NOM	MAX	UNII
t _{c(W)}	Cycle time, write using W	t _{AVAV}	150			170			ns
t _{c(W)} PR	Cycle time, programming operation	tWHWH1	10			10			μs
t _{c(W)ER}	Cycle time, erase operation	tWHWH2	9.5	10		9.5	10		ms
th(A)	Hold time, address	tWLAX	60			70			ns
th(E)	Hold time, E	tWHEH	0			0			ns
th(WHD)	Hold time, data valid after \overline{W} high	tWHDX	10			10			ns
t _{su(A)}	Setup time, address	t _{AVWL}	0			0			ns
t _{su(D)}	Setup time, data	tDVWH	50			50			ns
t _{su(E)}	Setup time, E before W	t _{ELWL}	20			20			ns
t _{su(VPPEL)}	Setup time, Vpp to E going low	tVPEL	1			1			μs
t _{rec(W)}	Recovery time, \overline{W} before read	tWHGL	6			6			μs
trec(R)	Recovery time, read before $\overline{\mathbb{W}}$	^t GHWL	0			0			μs
t _{w(W)}	Pulse duration, \overline{W} (see Note 5)	tWLWH	60			60			ns
tw(WH)	Pulse duration, $\overline{\overline{W}}$ high	tWHWL	20			20			ns
t _{r(VPP)}	Rise time, Vpp	tVPPR	1			1			μs
t _f (VPP)	Fall time, Vpp	tVPPF	1			1			μs


NOTE 5: Rise/fall time ≤ 10 ns



timing requirements — alternative E-controlled writes


		ALTERNATE	'28F02	20-10	'28F02	0-12	'28F02	20-15	'28F02	0-17	LINUT
		SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t _C (W)	Cycle time, write using E	t _{AVAV}	100		120		150		170		ns
t _{c(E)PR}	Cycle time, programming operation	^t EHEH	10		10		10		10		μs
th(EA)	Hold time, address	^t ELAX	75		80		80		90		ns
th(ED)	Hold time, data	tEHDX	10		10		10		10		ns
th(W)	Hold time, W	^t EHWH	0		0		0		0		ns
t _{su(A)}	Setup time, address	^t AVEL	0		0		0		0		ns
t _{su(D)}	Setup time, data	^t DVEH	50		50		50		50		ns
t _{su(W)}	Setup time, W before E	tWLEL	0		0		0		0		ns
t _{su(VPPEL)}	Setup time, V_{PP} to \overline{E} low	tVPEL	1		1		1		1		μs
trec(E)R	Recovery time, write using $\overline{\overline{E}}$ before read	^t EHGL	6		6		6		6		μs
trec(E)W	Recovery time, read before write using \overline{E}	^t GHEL	0		0		0		0		μs
t _W (E)	Pulse duration, write using E	^t ELEH	70		70		70		80		ns
tw(EH)	Pulse duration, write, E high	^t EHEL	20		20		20		20		ns

PARAMETER MEASUREMENT INFORMATION



NOTE A: C_L includes probe and fixture capacitance.

LOAD CIRCUIT



VOLTAGE WAVEFORMS

The ac testing inputs are driven at 2.4 V for logic high and 0.45 V for logic low. Timing measurements are made at 2 V for logic high and 0.8 V for logic low on both inputs and outputs. Each device should have a 0.1- μ F ceramic capacitor connected between V_{CC} and V_{SS} as close as possible to the device terminals.

Figure 4. Load Circuit and Voltage Waveforms






Figure 5. Read-Cycle Timing




Figure 6. Write-Cycle Timing






Figure 7. Write-Cycle (Alternative E-Controlled Writes) Timing




Figure 8. Flash-Erase-Cycle Timing



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated