TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS

4-MBIT (524,288 WORDS ×8 BITS/262,144 WORDS ×16 BITS) CMOS FLASH MEMORY

DESCRIPTION

The TC58F400/401 is a 4,194,304-bit electrically erasable and programmable flash memory organized as 524,288 words × 8 bits or 262,144 words × 16 bits. The TC58F400/401 features commands for Read, Program and Erase operations to allow easy interfacing with microprocessors. The commands are based on the JEDEC standard. The Program and Erase operations are automatically executed in the chip. The device has Chip, Block and Multi-Block Erase capability.

The TC58F400/401 is available in either a 44-pin plastic SOP or a 48-pin TSOP package to suit a

variety of design applications.

FEATURES

• Power Supply $V_{DD} = 5.0 V \pm 0.5 V$

Organization

 $512K \times 8$ bits / $256K \times 16$ bits

Modes

Auto Program (byte/word)

Auto Chip Erase

Auto Block Erase

Auto Multiple Block Erase Erase Suspend/Resume

Block Protection

 Block Erase Architecture 1×16 Kbytes/2×8 Kbytes/ 1×32 Kbytes / 7×64 Kbytes

• Boot Block Architecture

TC58F400F (SOP) TC58F401F (SOP)

TC58F400F/FT ---Bottom Boot Block TC58F401F/FT --- Top Boot Block

• Mode Control

Compatible with JEDEC standard commands

• Data Polling, Toggle bit

• Erase/Program Cycles 10⁵ Cycles typ.

Access Time

90 ns / 100 ns

• Power Dissipation

(Standby TTL level) (Standby CMOS level) 1 mA 100 μA

 $50 \, mA$ (Read operation)

 $50 \, mA$ (Program / Erase operations)

• Packages
TC58F400F/401F: SOP44 - P - 600 - 1.27

(Weight: 1.9 g typ.)

TC58F400FT/401FT: TSOP I 48 - P - 1220 - 0.50

(Weight: 0.53 g typ.)

PIN ASSIGNMENT (TOP VIEW)

				•		
<u>NC</u> d		RESET	A 1 E d	4 -	 40	1,,,,
RDY/BSY	2 43	Þ WE	A150 A140	½ O	48	A16
A17 d	3 42	P A8	A139	3	47 46	Þ BYTE Þ Vss
A7 d		P A9	A124	4	45	DQ15/A-1
A6 q		P A10	Aii	5	44	E DO 7
A5 a		A11	A10c	6	43	DQ7 DQ14
			A9 🗗	6 7	42	Þ DQ6
	_	P A12	A8 d		41	P DO 13
	8 37	P A13	A8 F NC F	8 9	41 40	P DQ13 P DQ5
		P A14	NCd	10	39	P DO12
A1 d	10 35	P A 15	WE c	11	39 38 37 36 35 34 33 32 31 30 29	PDQ4
A0 d	11 34	P A16	RESET	12	37	D VDD
CE d	12 33	P BYTE	NCE	13	36	PDQ11
Vss □		D Vss	NC P RDY/BSY P	14	35	PDQ11 PDQ3 PDQ10
⊙E ⊒			KDA/R2A d	15	34	5 DO 10
			NCD	16 17	33	F DO2
DQ0 d		DQ7	A17 q A7 q	18	32	PDQ2 PDQ9 PDQ1
		DQ14	767	19	31	5001
DQ1 d	17 28	P DQ6	A6 d A5 d	20	30	DO8
DQ9 🗗	18 27	P DQ13	Ã4 d	21	28	DOO DOE
DQ2 d	19 26	DQ5	A3 c	22	27	Vss
		P DQ12	A2 q	23	26	PČÉ
DQ3 =		DQ4	A1d	24	25	ÞÃ0
DQ11 q		PVDD	L]
ייציי ץ	22 23	L ADD				

TC58F400FT / TC58F401FT (TSOP)

PIN NAMES

THE TAKES							
A0 to A17	Address Input						
DQ0 toDQ14	Data Input/Output						
DQ15/A-1	Output (input) / Address input						
CE	Chip Enable Input						
ŌĒ	Output Enable Input						
BYTE	Word/Byte Select Input						
WE	Write Enable Input						
RDY/BSY	Ready/Busy Output						
RESET	Hardware Reset Input						
NC	No Connection						
V_{DD}	Power Supply						
V _{SS}	Ground						

■ TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.


The products described in this document are subject to foreign exchange and foreign trade control laws.

The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.

The information contained herein is subject to change without notice.

The information contained herein is subject to change without notice.

BLOCK DIAGRAM



MODE SELECTION

42 TAP V C 10	-								BYTE = V _{IH}	BYTE = V _{IL}
MODE	CE	ŌĒ	WE	Α0	A1	A6	Α9	RESET	DQ0 to DQ15	DQ0 to DQ7
Read	L	L	н	Α0	A1	A6	A9	Н	D _{OUT}	D _{OUT}
ID Read (1)	L	L	н	Ļ	L	L	V _{ID}	Н	Code	Code
ID Read (2)	L	L	н	н	L	L	V _{ID}	Н	Code	Code
Standby	н	*	*	*	*	*	*	Н	High-Z	High-Z
Output Disable	*	н	н	*	*	*	*	*	High-Z	High-Z
Write	L	Н	L	A0	A1	A6	А9	Н	D _{IN}	D _{IN}
Block Protect	L	V _{ID}	L	L	Н	L	V _{ID}	н	*	*
Block Unprotect	L	V _{ID}	L	L	Н	Н	V _{iD}	Н	*	*
Verify Block Protect	L	L	Н	L	н	L	V _{ID}	Н	Code	Code
Temporary Block Unprotect	*	*	*	*	*	*	*	V _{ID}	*	*
Reset	*	*	*	*	*	*	*	L	High-Z	High-Z

Notes : DQ8 to 15 are High-Z when $\overline{BYTE} = V_{IL}$

: Hig

: High or Low

ID Read (1) : Manufacturer Code

ID Read (2) : Device Code

The Address range is A17 : A-1 in if Byte Mode ($\overline{BYTE} = V_{IL}$) The Address range is A17 : A0 in if Word Mode ($\overline{BYTE} = V_{IH}$)

ID CODE TABLE

	CODE TYPE		A12 to A17	A6	A1	A0	CODE (HEX)
М	Manufacturer Code			V _{IL}	V _{IL}	VIL	0098Н
	TC505400	Byte	*	VIL	V _{IL}	V _{IH}	38H
Device	TC58F400	Word					0038H
Code	TCP07404	Byte	*	· V _{IL}	V _{IL}	V _{IH}	68H
	TC58F401	Word					0068H
Ve	Verify Block Protect			V _{IL}	V _{IH}	V _{IL}	(2)

Notes: (1) BA: Block Address

(2) Protected Block = 01H (byte), 0001H (word)
Unprotected Block = 00H (byte), 0000H (word)

ABSOLUTE MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT	
V _{DD}	V _{CC} Supply Voltage ¹⁾	-0.6 to 7.0	V	
V _{IN}	Input Voltage ¹⁾	-0.6 to V _{DD} + 0.5 (≤ 7.0)	V	
V_{DQ}	Input/Output Voltage 1)	-0.6 to $V_{DD} + 0.5 (\le 7.0)$	V	
P _D	Power Dissipation	0.6	w	
T _{SOLDER}	Soldering Temperature (10 s)	260	°C	
T _{STG}	Storage Temperature	-55 to 150	°C	
T _{OPR}	Operating Temperature	0 to 70	°C	
N _{EW}	Erase / Program Cycling Capability	100,000	Cycles	
V _{ID} Maximum Input Voltage ²⁾		13.0	V	
Ioshort	Output Short Circuit Current 3)	200	mA	

- 1) Minimum DC Voltage is -0.5 V. During transitions, input may undershoot to -2.0 V for periods of less than 20 ns. Maximum DC voltage on output pins is V_{DD} + 0.5 V, which may overshoot to V_{DD} + 2.0 V for periods of less than 20 ns.
- 2) Maximum voltage on A9, OE or RESET may overshoot to +14.0 V for periods of less than 20 ns.
- 3) Output shorted for no more than one second. No more than one output may be shorted at a time.

CAPACITANCE (Ta = 25°C, f = 1 MHz)

SYMBOL	PARAMETER	CONDITION	TYP.	MAX	UNIT
C _{IN}	Input Capacitance	V _{IN} = 0V	4	8	₽F
C _{OUT}	Output Capacitance	V _{OUT} = 0V	10	12	pF

^{*} This parameter is periodically sampled and is not tested for every device.

RECOMMENDED DC OPERATING CONDITIONS (Ta = 0 to 70°C)

SYMBOL	PARAME	TER	MIN	MAX	UNIT
V _{DD}	V _{DD} Supply Voltage		4.50	5.50	
V _{IH}	Input High Level Voltage	$V_{DD} = 5.0 V \pm 0.5 V$	2.0	V _{DD} + 0.5	
V _{IL}	input Low Level Voltage	$V_{DD} = 5.0 V \pm 0.5 V$	-0.5 *1	0.8	
v _{ID}	Voltage for ID Read and E	Block Protect	11.4	12.6	1

^{*1} Pulse width 20 ns (max)

DC CHARACTERISTICS (Ta = 0 to 70°C, $V_{DD} = 5.0 \text{ V} \pm 0.5 \text{ V}$)

SYMBOL	PARAMETER	CONDITION		MIN	MAX	UNIT	
lu	Input Leakage Current	$0 \text{ V} \leq \text{V}_{\text{IN}} \leq \text{V}_{\text{DD}}$		-	± 1		
ILO	Output Leakage Current	$0 \text{ V} \leq \text{V}_{\text{OUT}} \leq \text{V}_{\text{DD}}$		-	± 1	μΑ	
V _{OH 1}	Output High Voltage (TTL)	I _{OH} = -2.5 mA		2.4	_		
	Out the Value (CAOS)	I _{OH} = -100 μA	V _{DD} -0.4	_	-		
V _{OH 2}	Output High Voltage (CMOS)	I _{OH} = -2.5 mA	0.85 V _{DD}	_	V		
V _{OL}	Output Low Voltage	I _{OL} = 4.0 mA	_	0.45			
I _{DDO1}	V _{DD} Average Read Current	"" "" "" " " " " " " " " " " " " " "		_	40		
	(Read)	t _{CYCLE} = t _{RC} (min)	× 16	-	50		
I _{DDO2}	V _{DD} Average Program Current	$V_{IN} = V_{IH} / V_{IL}$, $I_{OUT} = 0$ mA	_	40			
	(Program)		×16	-	50		
I _{DDO3}	V _{DD} Average Erase Current (Erase)	V _{IN} = V _{IH} / V _{IL} , I _{OUT} = 0 mA		-	50	mA	
I _{DDS1}	V _{DD} Standby Current (TTL)	CE = RESET = V _{IH} or RESET =	· V _{IL}	-	1		
I _{DDS2}	V _{DD} Standby Current (CMOS)	$\overline{CE} = \overline{RESET} = V_{DD} \pm 0.2 V$ or $\overline{RESET} = V_{SS} \pm 0.2 V$	_	100	μΑ		
IID	High Voltage Input Current	11.4 V ≤ V _{ID} ≤ 12.6 V		-	50		
VLKO	Low V _{DD} Lock-out Voltage			3.2	4.2	V	

BLOCK ERASE ADDRESS TABLES

(TOP BOOT BLOCK: TC58F401): BYTE MODE

BLOCK #	A17	A16	A15	A14	A13	A12	ADDRESS RANGE	SIZE
BA0	0	0	0	×	×	×	00000H to 0FFFFH	64 Kbytes
BA1	0	0	1	×	×	×	10000H to 1FFFFH	64 Kbytes
BA2	0	1	0	×	×	×	20000H to 2FFFFH	64 Kbytes
BA3	0	1	1	×	×	×	30000H to 3FFFFH	64 Kbytes
BA4	1	0	0	×	×	×	40000H to 4FFFFH	64 Kbytes
BA5	1	0	1	×	×	×	50000H to 5FFFFH	64 Kbytes
BA6	1	1	0	×	×	×	60000H to 6FFFFH	64 Kbytes
BA7	1	1	1	0	×	×	70000H to 77FFFH	32 Kbytes
BA8	1	1	1	1	0	0	78000H to 79FFFH	8 Kbytes
BA9	1	1	1	1	0	1	7A000H to 7BFFFH	8 Kbytes
BA10	1	1	1	1	1	×	7C000H to 7FFFFH	16 Kbytes

(BOTTOM BOOT BLOCK: TC58F400): BYTE MODE

BLOCK #	A17	A16	A15	A14	A13	A12	ADDRESS RANGE	SIZE
BA0	0	0	0	0	0	×	00000H to 03FFFH	16 Kbytes
BA1	0	0	0	0	1	0	04000H to 05FFFH	8 Kbytes
BA2	0	0	0	0	1	1	06000H to 07FFFH	8 Kbytes
BA3	0	0	0	1	×	×	08000H to 0FFFFH	32 Kbytes
BA4	0	0	1	×	×	×	10000H to 1FFFFH	64 Kbytes
BA5	0	1	0	×	×	×	20000H to 2FFFFH	64 Kbytes
BA6	0	1	1	×	×	×	30000H to 3FFFFH	64 Kbytes
BA7	1	0	0	×	×	×	40000H to 4FFFFH	64 Kbytes
BA8	1	0	1	×	×	×	50000H to 5FFFFH	64 Kbytes
BA9	1	1	0	×	×	×	60000H to 6FFFFH	64 Kbytes
BA10	1	1	1	×	×	×	70000H to 7FFFFH	64 Kbytes

The Address range is A17: A-1 in if Byte Mode ($\overline{BYTE} = V_{IL}$)

(TOP BOOT BLOCK: TC58F401): WORD MODE

BLOCK #	A17	A16	A15	A14	A13	A12	ADDRESS RANGE	SIZE
BA0	0	0	0	×	×	×	00000H to 07FFFH	32 Kwords
BA1	0	0	1	×	×	×	08000H to 0FFFFH	32 Kwords
BA2	0	1	0	×	×	×	10000H to 10FFFH	32 Kwords
BA3	0	1	1	×	×	×	18000H to 1FFFFH	32 Kwords
BA4	1	0	0	×	×	×	20000H to 27FFFH	32 Kwords
BA5	1	0	1	×	×	×	28000H to 2FFFFH	32 Kwords
ВА6	1	1	0	×	×	×	30000H to 37FFFH	32 Kwords
BA7	1	1	1	0	×	×	38000H to 3BFFFH	16 Kwords
BA8	1	1	1	1	0	0	3C000H to 3CFFFH	4 Kwords
8A9	1	1	1	1	0	1	3D000H to 3DFFFH	4 Kwords
BA10	1	1	1	1	1	×	3E000H to 3FFFFH	8 Kwords

(BOTTOM BOOT BLOCK: TC58F400): WORD MODE

BLOCK #	A17	A16	A15	A14	A13	A12	ADDRESS RANGE	SIZE
BA0	0	0	0	0	0	×	00000H to 01FFFH	8 Kwords
BA1	0	0	0	0	1	0	02000H to 02FFFH	4 Kwords
BA2	0	0	0	0	1	1	03000H to 03FFFH	4 Kwords
ВАЗ	0	0	0	1	×	×	04000H to 07FFFH	16 Kwords
BA4	0	0	1	×	×	×	08000H to 0FFFFH	32 Kwords
BA5	0	1	0	×	×	×	10000H to 17FFFH	32 Kwords
BA6	0	1	1	×	×	×	18000H to 1FFFFH	32 Kwords
BA7	1	0	0	×	×	×	20000H to 27FFFH	32 Kwords
BA8	1	0	1	×	×	×	28000H to 3FFFFH	32 Kwords
BA9	1	1	0	×	×	×	30000H to 37FFFH	32 Kwords
BA10	1	1	1	×	×	×	38000H to 3FFFFH	32 Kwords

The Address range is A17: A0 in if Word Mode ($\overline{BYTE} = V_{IH}$)

COMMAND DEFINITIONS

COMMA SEQUEN			I WALLE CICLE		SECOND BUS WRITE CYCLE		THIRD BUS WRITE CYCLE		FOURTH BUS READ/WRITE CYCLE		FIFTH BUS WRITE CYCLE		SIXTH BUS WRITE CYCLE	
' I		REQ'D	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data
Read/Reset		1	ххххн	F0H								_		
Read/Reset	Word	3	5555H	ААН	2AAAH	55H	5555H	F0H	RA 1)	RD 2)				
	Byte		ААААН		5555H		ААААН							
ID Read/	Word	3	5555H	ААН	2AAAH	55H	5555H	90H	[A 3)	1D 4)				
Verify Block Protection	Byte		ААААН		5555H		ААААН							
Program	Word	4	5555H	AAH	2AAAH	55H	5555H	АОН	PA 5)	PD 6)				
	Byte		AAAAH		5555H		ААААН							
Chip Erase	Word	6	5555H	AAH	2AAAH	55H	5555H	80H	5555H	ААН	2AAAH	55H	5555H	10H
	Byte		ААААН		5555H		ААААН		AAAAH		5555H	i	ААААН	
Block Erase	Word	6	5555H	AAH	2AAAH	55H	5555H	80H	5555H	AAH	2AAAH	55H	BA 7)	30H
	Byte		ААААН		5555H		ААААН		AAAAH		5555H			
Block Protect	Word	6	5555H	ААН	2AAAH	55H	5555H	9AH	5555H	AAH	2AAAH	55H	5555H	9AH
	Byte		ААААН		5555H		AAAAH		AAAAH		5555H		ААААН	
Block	Word	6	5555H	AAH	2AAAH	55H	5555H	6AH	5555H	AAH	2AAAH	55H	5555H	6AH
Unprotect	Byte		AAAAH		5555H		ААААН		AAAAH		5555H		AAAAH	
Block Erase Su	spend		Erase car	be su	spended o	during	Block Eras	e with	Addr. : *	** ⁸⁾ , Dat	a: B0H.	L	· · · · · · · · · · · · · · · · · · ·	
Block Erase Re	sume		Erase car	be re	sumed aft	er susp	end with	Addr.	: *** 8),	Data: 30H				

Notes:

1. RA : 2. RD : Read Address Read Data

3. IA ID Address (A6, A1, A0)

0000H = Manufacturer code 0001H = Device code

0002H = Verify block protection (A17 to A12 = block address)

4. ID : ID Data

(0098H - Manufacturer, 0038H - TC58F400, 0068H - TC58F401)

For a protected block, data = 0001H, For an unprotected block, data = 0000H 5. PA : Program Address Program Data

6. PD : 7. BA : 8. *** : **Block Address**

8. *** : V_{IH} or V_{IL}

9. The system should generate the following address patterns: Word mode: 5555H or 2AAAH in addresses A0 to A14.

Byte mode: AAAAH or 5555H in addresses A-1 to A14.

The Address range is A17: A-1 in if Byte Mode (BYTE = V_{IL})

The Address range is A17: A0 in if Word Mode (BYTE = V_{IL})

Table 12. HARDWARE STATUS FLAGS

	STATUS	DQ7	DQ6	DQ5	DQ3
In Drograss	Auto - Programming	DQ7	Toggle	0	0
In Progress	Program/Erase in Auto Erase	0	Toggle	0	1
Time Limits	Auto - Programming	DQ7	Toggle	1	1
Exceeded	Program/Erase in Auto Erase	0	Toggle	1	1

Notes: 1. DQ0, DQ1, DQ2 are pins reserved for future use.

2. DQ8 to DQ15 = Don't care for \times 16 mode.

3. DO4, DQ2 to DQ0: High-Z

AC CHARACTERISTICS AND OPERATING CONDITIONS


For Read-Only Characteristics (Ta = 0 to 70°C)

SYMBOL	PARAMETER	_	90			
	FARAIVIETER	MIN	MAX	MIN	MAX	UNIT
t _{RC}	Read Cycle Time	90	_	100	-	ns
t _{ACC}	Address Access Time	-	90	_	100	ns
t _{CE}	CE Access Time	_	90	_	100	ns
t _{OE}	OE Access Time	_	35	_	40	ns
t _{CEE}	CE to Output Low Z	0	-	0	_	ns
t _{OEE}	OE to Output Low Z	0	_	0	-	ns
t _{OH}	Output Data Hold Time	0	_	0	_	ns
t _{DF1}	CE to Output High Z	_	20		30	ns
t _{DF2}	OE to Output High Z	-	20	_	30	ns
t _{READY}	Reset Pin Low to Read Mode		20	-	20	μ\$
t _{BTD}	Byte to Output High Z	-	30	-	30	ns

AC TEST CONDITIONS

PARAMETER	CONDITION 5.0 V ± 10%				
V _{DD}					
Output Load	1 TTL Gate + CL = 100 pF				
Input Pulse Rise and Fall Time (between 10% and 90%)	5 ns Max				
Input Pulse Level	0.6 V / 2.4 V				
Timing Measurement Reference Level	Input 0.8 V / 2.0 V, Output 0.8 V / 2.0 V				


TIMING DIAGRAM FOR READ OPERATION




AC CHARACTERISTICS AND OPERATING CONDITIONS For Command Control Operations (Ta = 0 to 70°C)

-90 -10 **SYMBOL PARAMETER** UNIT MIN MAX MIN MAX Command Write Cycle Time t_{CMD} 90 100 ns tas Address Setup Time 0 0 ns Address Hold Time t_{AH} 45 50 ns **Data Setup Time** t_{DS} 45 50 ns Data Hold Time t_{DH} 0 --0 ns CE Low Level Hold Time **t**CELH 50 55 ns WE Low Level Hold Time tweLH 50 55 ns WE High Level Hold Time t_{WEHH} 20 20 ns t_{CES} CE Setup to WE Active 0 0 ns CE Low Level Hold Time from WE High Level t_{CEH} 0 0 ns OE Setup to WE Active toes 0 _ 0 ns t_{OEH} OE High Level Hold Time 20 20 _ ns tppw Auto Program Time 16 16 μS Auto Chip Erase Time **t_{PCEW}** 1.5 1.5 S **t_{PBEW}** Auto Block Erase Time 1.5 _ 1.5 ς V_{DD} Setup Time t_{VDS} 50 50 μS V_{ID} Setup Time t_{VPS} 4 4 μS V_{ID} Transition Time **t_{VPT}** 4 4 μS OE High Level Hold Time for Toggle and Data Polling **t**OEHP 10 10 _ ns t_{PPLH} Block Protect / WE Low Level Hold Time 100 _ 100 _ μS t_{PULH} Block Unprotect / WE Low Level Hold Time 10 10 ms Protect Address Setup Time **t**PAS 0 0 ns Protect Address Hold Time t_{PAH} 0 0 ns WE High Level Hold Time for Protect/Unprotect t_{WEPHH} 20 20 _ ns WE High Level Hold Protect/Unprotect Recovery Time **tweprh** 4 4 μS **RESET** Low Level Hold Time t_{RP} 500 500 ns RESET Pin Low Level to Read Mode TREADY _ 20 20 μS Address Access Time t_{ACC} 90 100 ns **CE** Access Time t_{CE} 90 _ 100 ns **OE** Access Time t_{OE} 35 40 nş CE to Output Low Z t_{CEE} 0 0 ns OE to Output Low Z **t**OEE 0 0 ns Data Output Hold Time t_{OH} 0 0 ns t_{DF1} CE to Output High Z 20 _ 30 ns OE to Output High Z t_{DF2} 20 30 ns BYTE to Output Valid t_{BT} 90 100 ns BYTE to Output High Z t_{BTD} 30 30 ns Program/Erase Valid to RDY/BSY **t**BUSY 35 40 _ ns CE Setup to BYTE Transition **t**CEBTS 5 5 ns

TIMING DIAGRAMS BYTE Timing Diagram for Read Operation



BYTE Timing Diagram for Write Operation



ĈĒ

ŌĒ

WE

D_{IN}

 V_{DD}

CE


ŌΕ

ΝĒ


) NIC

/_{DD}

Timing Diagram for Program Operation



Timing diagram for Chip Erase Operation



CΕ


ŌĒ

 $\overline{\text{WE}}$


 D_{IN}

 V_{DD}


Timing Diagram for Block Erase Operation




Timing Diagram for Data Polling during Auto Algorithm Operation



Timing Diagram for Toggle Bit during Auto Algorithm Operation




Timing Diagram for Block Protection (Hardware)



Note: BA = Block Address


- * 01H indicates block is protected.
- * 00H indicates block is not protected.

Timing Diagram for Block Unprotection (Hardware)





- * 00H indicates block is unprotected.
 - * 01H indicates block is protected.


RDY/BSY Timing Diagram for Erase/Program Operation



RDY/BSY Timing Diagram for Erase/Program Operation









1998-10-15 18/39


AUTO PROGRAM ALGORITHM




Program Command Sequence (Address/Command):




AUTO ERASE ALGORITHM




Chip Erase Command Sequence (Address / Command):



Individual Block/Multiple Block
Erase Command Sequence (Address/Command):



DATA POLLING ALGORITHM



VA = Byte address for programming


VA = Any of the addresses within the block being erased during a Block Erase operation

VA = XXXXH during a Chip Erase operation

Note:

1. DQ7 must be rechecked even if DQ5 = 1 because DQ7 and DQ5 may change simultaneously.

TOGGLE BIT ALGORITHM



VA = Byte address for programming

VA = Any of the addresses within the block being erased during a Block Erase operation


VA = XXXXH during a Chip Erase operation

VA = Any address not within the block that was being erased during an Erase Suspend operation


Note:

(1) DQ6 must be rechecked even if DQ5 = 1 because DQ6 may stop toggling at the same time that DQ5 changes to 1.


BLOCK PROTECTION ALGORITHM (HARDWARE)




BLOCK UNPROTECTION ALGORITHM (HARDWARE)



BLOCK PROTECTION ALGORITHM (SOFTWARE)



BLOCK UNPROTECTION ALGORITHM (SOFTWARE)



Notes:

BA0 = Block address for initial block BA10 = Block address for last block

OPERATING MODES

The TC58F400/401 features a variety of operation modes: Read, ID Read, Auto Program/Verify, Auto Chip Erase/Verify, Auto Block Erase/Verify, Erase Suspend/Resume, Reset and Software Protection/Unprotection. Each mode is selected by a command input via the DQ pins.

READ MODE

When the device is set to Read mode, it acts as an asynchronous ROM with an access time of 90/100 ns ($V_{DD} = 5 \text{ V} \pm 10\%$). Read mode is set by inputting the F0H command.

ID READ MODE

The ID Read mode is used to establish the device type. The ID Read mode is set either from the Command mode (1) or the EPROM mode (2).

- (1) The ID Read mode can be set by inputting the 90H command (refer to Command Definitions). The data at address 0 is the manufacturer code (98H), while the data at address 1 is the device code (TC58F400=38H/TC58F401=68H). The access time of an ID Read is the same as that of a normal Read operation.
- (2) The ID Read mode can also be set by applying $V_{\rm ID}$ to the A9 pin. The manufacturer code is read out when the address = 00H; the device code is read out when the address = 01H.

AUTO PROGRAM MODE

The Program mode is set by entering the Program command (refer to Command Definitions). Program operation is enabled on the rising edge of the WE signal in the fourth bus cycle. The Program and Verify operation is automatically executed in the chip. The device status can be determined either by DATA polling via DQ7 or by checking the toggle bit of the programmed address via DQ6. Commands are not recognized during program operation. The device allows the programming of 0s into 1 memory cells. The programming of a 1 into a 0 cell will fail. Erasing is necessary to turn a 0 into a 1.

AUTO CHIP ERASE MODE

The Chip Erase mode is set by entering the Chip Erase command (refer to Command Definitions). The Chip Erase operation is enabled in the sixth bus cycle. All memory cells are automatically preprogrammed to 0, erased and verified as erased by the chip. The device status can be determined by either DATA polling via DQ7 or by checking the toggle bit via DQ6. Commands are not recognized during a Chip Erase operation.

AUTO BLOCK ERASE MODE

The Auto Block Erase mode is set by entering the Block Erase command (refer to Command Definitions). The Auto Block Erase operation is enabled in the sixth bus cycle. The Block Erase is executed 80 μ s (Block Erase Hold Time) after the rising edge of WE in the sixth cycle. The device is reset if any command other than a Block Erase command (30H) or a Suspend command is input during the Block Erase Hold Time. DQ3 is 0 during the Block Erase Hold Time. Once erasing starts, DQ3 becomes 1. The pre-programming of cells to 0 before erasing, and the Erase and Erase Verify operations are all automatically executed in the chip. The device status can be determined via DQ7 (DATA polling) or via DQ6 (bit toggling). The Erase Suspend command is only allowed during a Block Erase operation.

ERASE SUSPEND/RESUME MODE

The Erase Suspend mode is used to read data from a block that has not been selected for erasing. The Erase Suspend command (B0H) is allowed during a Block Erase operation; it is ignored in other operation modes. The Block Erase operation is also suspended if a Suspend command is issued during the Block Erase Hold Time. The device is reset if any command other than a Suspend is issued. A suspended device allows only a Read or Resume command. The Block Erase address is latched when the device is suspended, hence the device resumes operation without address input.

The device enters Suspend mode $0.1 \,\mu s$ to $15 \,\mu s$ after the Erase Suspend command is issued. Then the device enters a pseudo-Read mode. The data can be read out from an unselected block, however, the data is invalid if the address is set to a block selected for erasing. The device status can be determined from DQ6. DQ6 stops toggling once the device has entered the pseudo-Read mode. The host processor must track the current device mode since there is no indication whether the device is in pseudo-or normal Read mode.

The device restarts the Block Erase operation after receiving a Resume command. The Erase Suspend command is recognized after the Block Erase operation has restarted. (DQ6 outputs the toggle signal after block erasing resumes.)

BLOCK PROTECT

The TC58F400/401 has a block protection feature to prevent erasing of protected blocks. Block protection is enabled by either hardware protection (1) or a software command mode (2). The device is shipped with all blocks unprotected.

- (1) A block is protected when: $A9 = \overline{OE} = V_{ID}$ (the maximum input voltage), $\overline{CE} = V_{IL}$, $A1 = V_{IH}$, and $A0 = A6 = V_{IL}$; the block address is set using A12 to A17 (refer to Block Erase Address Tables). The block protect data must be programmed in the protection circuit while \overline{WE} is Low (refer to Timming Diagram for Block Protection (Hardware) and Block Protection Algorithm (hardware)). Block protection is verified if 01H (in $\times 8$ mode) or 0001H (in $\times 16$ mode) is returned by the protected block when $A9 = V_{ID}$, \overline{CE} and $\overline{OE} = V_{IL}$, $\overline{WE} = V_{IH}$, $A1 = V_{IH}$, and $A0 = A6 = V_{IL}$. The address of the protected block is held in A12 to A17.
- (2) A block can also be protected using software commands (refer to Command Definitions). Block protection is verified by a subsequent Verify Block Protect command which also terminates the Block Protect operation. When a Verify Block Protect command is executed, with A1 = V_{IH} and A0 = A6 = V_{IL}, a protected block will return the result 01H (in ×8 mode) or 0001H (in ×16 Mode). The address of the protected block is held in A12 to A17 (refer to Software Block Protect Operation and Block Protection Algorithm (Software)).

TEMPORARY BLOCK UNPROTECTION

The TC58F400/401 has a temporary block unprotection feature which disables block protection for all protected blocks. Unprotection is enabled by applying $V_{\rm ID}$ to the RESET pin. In this state any block can be programmed or erased. The device returns to the previous condition after $V_{\rm ID}$ is removed from the RESET pin. That is, previously protected blocks are protected again.

BLOCK UNPROTECTION

The TC58F400/401 has a block unprotection feature which disables the block protection for a protected block. All blocks should be protected before block unprotection (refer to Block Protection Mode). Block unprotection is enabled either through hardware (1) or by a software command (2). All blocks are unprotected using either method.

- (1) Block unprotection is enabled when: $A9 = \overline{OE} = V_{ID}$ (the maximum input voltage), $\overline{CE} = V_{IL}$, $A1 = A6 = V_{IH}$, and $A0 = V_{IL}$. All blocks are unprotected while \overline{WE} is Low. Block unprotection is verified by reading out the data 00H (in $\times 8$ mode), or 0000H (in $\times 16$ mode) from the unprotected block when $A9 = V_{ID}$, \overline{CE} and $\overline{OE} = V_{IL}$, $\overline{WE} = V_{IH}$, $A1 = V_{IH}$, and $A0 = A6 = V_{IL}$. The address of the unprotected block is held in A12 to A17 (refer to Timing Diagram for Block Unprotection (Hardware) and Block Unprotection Algorithm (Hardware)).
- (2) All blocks can also be unprotected using software commands (refer to Command Definitions). Block unprotection is verified by a subsequent Verify Block Protect command which terminates the Block Unprotect operation. The output data from an unprotected block is 00H (in ×8 mode) and 0000H (in ×16 mode) when A1 = V_{IH} and A0 = A6 = V_{IL}. The address of the unprotected block is held in A12 to A17 (refer to Timing Diagram for Software Block Unprotect Operation and Block Unprotection Algorithm (Software)).

STANDBY MODE

The TC58F400/401 has a low-power Standby mode which uses less than 100 μA at CMOS voltage levels ($\overline{RESET} = \overline{CE} = V_{DD} \pm 0.2 \text{ V}$, or $\overline{RESET} = V_{SS} \pm 0.2 \text{ V}$) or 1 mA at the TTL level ($\overline{RESET} = \overline{CE} = V_{IH}$, or $\overline{RESET} = V_{IL}$). The outputs are in High-Impedance state. The \overline{CE} signal is ignored during a Program or Erase operation until the operation has been completed.

AUTO PROGRAM, AUTO ERASE OPERATION

DATA POLLING/STATUS READ

• DQ7: DATA Polling

The device status can be determined by the Data Polling function during an Auto Program or Auto Erase operation. In an Auto Program operation, the DATA Polling mode begins from the rising edge of WE in the fourth cycle. DQ7 outputs inverted data during the programming operation and outputs real data after programming has finished. In an Auto Erase operation, data polling begins from the rising edge of WE in the sixth cycle. DQ7 outputs 0 during the Erase operation and 1 when the Erase operation has finished. The polling data is asynchronous with the OE signal.

• DQ6: Toggle Bit

The device status can also be determined by the toggling of DQ6 during an Auto Program or Auto Erase operation. DQ6 alternately outputs a 0 or a 1 for each read attempt (\overline{OE} toggling) while the device is busy. When the internal operation has been completed, toggling stops and valid data can be read by subsequent reading. The Toggle mode begins from the rising edge of \overline{WE} in the fourth cycle for auto programming and in the sixth cycle for an Auto Erase.

DQ6 toggles for $2 \mu s$ when an attempt is made to execute the Auto Program operation on a protected block. DQ6 toggles for $100 \mu s$ when an attempt is made to execute the Auto Erase operation on a protected block. DQ6 toggles on either the \overline{CE} or \overline{OE} clock signal.

• DQ5: Internal Time-out

DQ5 outputs a 1 when the internal timer has timed out during a Program or Erase operation. This indicates that the operation has not been completed within the allotted time.

• DQ3: Block Erase Timer

The Block Erase operation starts 80 μ s (Block Erase Hold Time) after the rising edge of WE in the last command cycle. The DATA polling (on DQ7) and toggling bit (DQ6) begin immediately after the Block Erase command (30H). DQ3 outputs a 0 during the Block Erase Hold Time and a 1 when the Erase operation starts. Additional Block Erase commands can only be accepted during this Block Erase Hold Time. Each Block Erase command received within this hold time resets the timer, allowing additional blocks to be marked for erasing. DQ3 outputs a 1 if the Program or Erase operation fails.

• RDY/BSY: (READY/BUSY)

The TC58F400/401 has a RDY/BSY signal to indicate the device status to the host processor. A 0 (Busy) indicates that an Auto Program or Auto Erase operation is in progress. A 1 (Ready) indicates that the operation has finished and that the device can accept a new command. During an Auto Block Erase operation, commands other than Erase Suspend are ignored. The RDY/BSY signal outputs a 1 during an Erase Suspend operation. The output buffer for the RDY/BSY pin is an open drain type circuit, allowing a wired-OR connection. A pull-up resistor needs be inserted between VDD and the RDY/BSY pin.

The RDY/ \overline{BSY} signal outputs a 0 after the rising edge of \overline{WE} in the fourth cycle of an Auto Program operation and the sixth cycle of an Auto Erase operation. The RDY/ \overline{BSY} signal is invalid when $\overline{RESET} = V_{IL}$.

RESET: (Hardware Reset)

The device is reset by the \overline{RESET} signal. The Reset operation is initiated by holding $\overline{RESET} = V_{IL}$ for 500 ns. The Reset operation completes 20 μ s after \overline{RESET} goes Low. From this point on, while \overline{RESET} remains Low the device is in Standby mode. If \overline{RESET} goes High, the device enters Read mode.

The device is in Standby mode and the output is High-Impedance when $\overline{RESET} = GND \pm 0.2 \, V$ (Deep-Power-down mode: approximately 20 μA). The device resets to Read mode 500 ns (max) after the \overline{RESET} signal goes from V_{IL} to V_{IH} . The Read operation or new command inputs must allow for this recovery time in order for operation to proceed smoothly.

The Reset function aborts the Auto Program and Auto Erase operations. In this case, the operations are not correctly completed.

RESET MODE

The Reset mode is useful for resetting any operation and setting the device to Read mode. The Reset mode is enabled by executing the Reset command sequence (refer to Command Definitions). The device is set to Read mode after 50 ns of recovery time.

BYTE/WORD mode control

The \overline{BYTE} pin is used to set the DQ bit organization. The device is set to $\times 8$ mode when $\overline{BYTE} = V_{IL}$ and to $\times 16$ mode when $\overline{BYTE} = V_{IH}$. The DQ15/A-1 pin is used for the LSB address. DQ8 to DQ14 are High-Impedance in Byte mode.

AUTO PROGRAM OPERATION

The Auto Program operation is executed using the following sequence:

1) Auto Program setup cycle

The Auto Program mode is setup on the rising edge of WE in the third command cycle.

2) Address/Data latch cycle

The address is latched on the falling edge of \overline{WE} and the data is latched on the rising edge of \overline{WE} in the fourth cycle. The Auto Program operation starts on the rising edge of \overline{WE} in the fourth cycle.

3) Auto Program, Program Verify cycle

The Program and Verify operations are carried out automatically. The address and data are latched during the operation.

4) Status Read cycle during Auto Program

The Auto Program operation completes successfully if DQ7 (Data Polling) outputs the same value as the input data. The latched address is cancelled after the program address and data are input; therefore, the address needs to be input for DATA polling (see Timing Diagram for Program Operation and Timing Diagram for Data Polling During Auto Algorithm Operation). When program operations start, DQ3 and DQ5 output 0 and the DQ6 bit toggles each time \overline{OE} goes Low (refer to Hardware Status Flags). DQ7 outputs the same data as the input data and DQ6 stops toggling when the program operation has completed correctly. The device returns to Read mode after an Auto Program operation.

If the program operation fails, DQ7 outputs the inverse of the input data, DQ6 keeps toggling, and DQ3 and DQ5 output 1. The device retains this status and does not return to Read mode. The Reset command must be input to reset the device. The block which includes the address which could not be programmed must be managed by the host processor.

Commands are ignored during the Program operation. The operation is aborted and the device is reset and returns to Read mode when $\overline{RESET} = V_{IL}$. The programmed data is invalid when the operation is aborted. V_{DD} must be held higher than V_{DDLKO} ; otherwise, the device is reset.

The programming of memory cells from 1 to 0 is allowed. A cell must be erased to turn it from a 0 to a 1. The program operation fails if an attempt is made to program a 1 into a 0 cell. If an attempt is made to program a protected block, DQ6 stops toggling $2 \mu s$ after the last command cycle and the device returns to Read mode.

AUTO CHIP ERASE OPERATION

The Auto Erase operation is executed using the following sequence:

1) Auto Chip Erase setup cycle

It takes six command cycles to setup Auto Chip Erase mode. The Auto Chip Erase operation starts in the sixth cycle.

2) Auto Pre-Program, Chip Erase, Erase Verify cycle

All memory cells are pre-programmed to 0 before the device carries out the Chip Erase operation. Erase Verify operations are automatically executed after Chip Erase.

3) Status Read cycle during Auto Chip Erase

DQ7 outputs a 1 when the Erase operation has completed successfully. The address must be set to an unprotected block for correct DATA polling. During the Erase operation, DQ3 outputs a 1, DQ5 and DQ7 output 0 and the DQ6 bit toggles each time \overline{OE} goes Low (see Hardware Status Flags). DQ7 outputs a 1 and DQ6 stops toggling when the Erase operation has completed correctly. The device returns to Read mode after an Auto Chip Erase operation.

If the Chip Erase operation fails, DQ7 outputs a 0, the DQ6 bit keeps toggling, and DQ3 and DQ5 output a 1. The device retains this status and does not return to Read mode. A Reset command or a hardware reset ($\overline{RESET} = V_{IL}$) must be input to reset the device. The failed block cannot be identified. Therefore, the device must either be rejected and replaced, or the failed block must be identified as a bad block using the Auto Block Erase operation. Bad blocks must be managed by the host processor.

Commands are ignored during a Chip Erase operation. The operation is aborted and the device is reset and returns to Read mode when $\overline{RESET} = V_{IL}$. The memory cell data is invalid when the operation is aborted. V_{DD} must be held higher than V_{DDLKO} ; otherwise, the device is reset. The Chip Erase operation must be re-executed after the device has been reset.

If the device has protected blocks, these blocks are protected from erasing and only unprotected blocks are erased. If all blocks are protected, the DQ6 bit stops toggling $100~\mu s$ after the rising edge of \overline{WE} in the sixth command cycle, and the device returns to Read mode.

AUTO BLOCK ERASE OPERATION

The Auto Block Erase operation is executed using the following sequence:

1) Auto Block Erase setup cycle

It takes six command cycles to setup Auto Block Erase mode.

2) Block address/Command latch cycle

The block address and the Block Erase command (30H) are latched respectively on the falling and rising edges of $\overline{\text{WE}}$ in the sixth command cycle (see Timing Diagram for Block Erase Operation). The Block Erase operation starts 80 μ s (Block Erase Hold Time) after the rising edge of $\overline{\text{WE}}$ in the last command cycle.

3) Auto Pre-Program, Block Erase, Erase Verify cycle

All memory cells in the selected block are pre-programmed to 0 before the device automatically carries out the Block Erase and Erase Verify operations.

4) Status Read cycle during Auto Block Erase

DQ7 outputs a 1 when the Erase operation has completed successfully. For correct DATA polling, the address must be set to the address of the block which is being erased. During the Erase operation DQ3 outputs a 1, DQ5 and DQ7 output 0 and DQ6 toggles each time $\overline{\text{OE}}$ goes Low (see Hardware Status Flags). DQ7 outputs a 1 and DQ6 stops toggling when the Erase operation has completed correctly. The device returns to Read mode after an Auto Block Erase operation.

If the Block Erase operation fails, DQ7 outputs a 0, DQ6 keeps toggling, and DQ3 and DQ5 output a 1. The device retains this status and does not return to Read mode. A Reset command or a hardware reset ($\overline{RESET} = V_{IL}$) must be used to reset the device. The failed block must be managed as a bad block by the host processor. Other than Erase Suspend, commands are ignored during a Block Erase operation. The operation is aborted and the device is reset and returns to Read mode when $\overline{RESET} = V_{IL}$. The memory cell data is invalid when the operation is aborted. V_{DD} must be held above V_{DDLKO} ; otherwise, the device is reset. The Block Erase operation must be re-executed when the device has been reset.

If the selected block is protected, the DQ6 bit stops toggling 100 μ s after the rising edge of WE in the last command cycle, and the device returns to Read mode.

AUTO MULTI BLOCK ERASE OPERATION

The Auto Multi Block operation is executed using the following sequence:

1) Auto Multi Block Erase setup cycle

It take six command cycles to setup Auto Multi Block Erase mode.

2) Block address/Command latch cycle

The block address and the Block Erase command (30H) are latched respectively on the falling and rising edge of \overline{WE} in the sixth command cycle (see Timing diagram for Block Erase operation). The Multi Block Erase operation starts 80 μ s (Block Erase Hold Time) after the rising edge of \overline{WE} in the last command cycle. Additional block addresses and Multi Block Erase commands must be input during the Erase Hold Time; however, the Block Erase Hold Time restarts after each block address and a Block Erase command is input. If no writes occur for 80 μ s, erasing of the selected blocks begins. The block addresses can be input in any order.

3) Auto Pre-Program, Block Erase, Erase Verify cycle

All memory cells in the selected block are pre-programmed to 0 before the device automatically carries out the Multi Block Erase and Erase Verify operations.

4) Status Read cycle during Auto Multi Block Erase

DQ7 outputs a 1 when the Erase operation has completed successfully. For correct \overline{DATA} polling, the address must be set to the address of the block which is being erased. During the Erase operation DQ3 outputs a 1, DQ5 and DQ7 output 0 and DQ6 toggles each time \overline{OE} goes Low (see Hardware Status Flags). DQ7 outputs a 1 and DQ6 stops toggling when the Erase operation has completed correctly. The device returns to Read mode after an Auto Block Erase operation.

If the Block Erase operation fails, DQ7 outputs a 0, DQ6 keeps toggling, and DQ3 and DQ5 output a 1. The device retains this status and does not return to Read mode. A Reset command or a hardware reset ($\overline{RESET} = V_{IL}$) must be used to reset the device. The failed block cannot be identified. Therefore, the device must either be rejected and replaced, or the failed block must be identified as a bad block using the Auto Block Erase operation. Bad blocks must be managed by the host processor.

Commands (except for Erase Suspend and Reset) are ignored during a Multi Block Erase operation. The operation is aborted and the device is reset and returns to Read mode after a Reset command or when $\overline{RESET} = V_{IL}$. The memory cell data is invalid when the operation is aborted. V_{DD} must be held higher than V_{DDLKO} ; otherwise, the device is reset. The Block Erase operation must be re-executed when the device has been reset.

If a protected block is included in the list of clocks to be erased by the Multi Block Erase, the protected block is not erased. Only the unprotected blocks are erased. If all the selected blocks are protected, the DQ6 bit stops toggling $100 \,\mu s$ after the rising edge of \overline{WE} in the sixth command cycle, and then the device returns to Read mode.

DATA PROTECTION

The TC58F400/401 utilizes a JEDEC standard command sequence which protects data against accidental alteration due to noise (refer to Command Definitions).

V_{DD} LOCK-OUT VOLTAGE

The device is reset when V_{DD} is less than V_{DDLKO} (which is typically 3.7 V) to protect memory cell data against V_{DD} noise, and during power-up and Power-down. All commands are ignored when V_{DD} < V_{DDLKO} .

GLITCH PULSES

Glitches must be suppressed (to less than 5 ns) in order for operation to proceed smoothly.


POWER-ON

A command is not recognized on the rising edge of \overline{WE} if V_{DD} rises from 0 V to the operating voltage while $\overline{WE} = V_{IL}$, $\overline{CE} = V_{IL}$ and $\overline{OE} = V_{IH}$. In this case the device is reset and enters Read mode.

PACKAGE DIMENSIONS

• Plastic SOP

SOP44-P-600-1.27



PACKAGE DIMENSIONS

• Plastic TSOP

TSOP I 48-P-1220-0.50

