TENTATIVE

TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS

64-MBIT (8M \times 8 BITS) CMOS NAND E²PROM

DESCRIPTION

The TC58V64FT/DC is a single 3.3-V 64-Mbit (69,206,016-bit) NAND electrically erasable and programmable read-only memory (NAND E²PROM) organized as 528 bytes × 16 pages × 1024 blocks. The device has a 528-byte static register which allows program and read data to be transferred between the register and the memory cell array in 528-byte increments. The Erase operation is implemented in a single block unit (8 Kbytes + 256 bytes: 528 bytes × 16 pages).

The TC58V64FT/DC is a serial-type memory device which utilizes the I/O pins for both address and data input/output as well as for command inputs. The Erase and Program operations are automatically executed making the device most suitable for applications such as solid-state file storage, voice recording, image file memory for still cameras and other systems which require high-density non-volatile memory data storage.

volatile memory data storage.

FEATURES

Organization

Memory cell array $528 \times 16K \times 8$ 528×8

Register Page size Block size

528 bytes (8K + 256) bytes

Modes

Read, Reset, Auto Page Program Auto Block Erase, Status Read

Mode control

Serial input/output Command control

Power supply $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ Access time

Cell array-register $7 \mu s max$ Serial Read cycle 50 ns min

Operating current Read (50-ns cycle) 10 mA typ. 10 mA typ. Program (avg.) 10 mA typ. Erase (avg.) Standby 100 μA


Packages TC58V64FT: TSOP II 44/40 - P - 400 - 0.80B

(Weight: 0.48 g typ.) FDC - 22A

TC58V64DC: (Weight: 1.8 g typ.)

PIN ASSIGNMENT (TOP VIEW)

| | TC58\ | /64FT |
|---|--|---|
| V _{SS} CLE ALE WE WP NC NC NC NC | 1 2 3 4 4 5 5 6 7 8 9 10 11 | 44 |
| NC NC NC NC I/O1 I/O2 I/O3 I/O4 VSS | 12 13 14 15 16 17 18 19 20 21 22 | 33 32 NC 31 NC 30 NC 29 NC 28 NC 27 I/O8 26 I/O7 25 I/O6 24 I/O5 23 V _{CC} Q |



TC58V64DC

PIN NAMES

| I/O1 to 8 | I/O Port | | | |
|-------------------|----------------------------|--|--|--|
| CE | Chip Enable | | | |
| WE | Write Enable | | | |
| RE | Read Enable | | | |
| CLE | Command Latch Enable | | | |
| ALE | Address Latch Enable | | | |
| WP | Write Protect | | | |
| R/B | Ready/Busy | | | |
| OP | Option Pin | | | |
| LVD | Low Voltage Detect | | | |
| V _{CC} | Power Supply | | | |
| V _{CC} Q | Output Buffer Power Supply | | | |
| V _{SS} | Ground | | | |


OP: GND Input: 528 Bytes/page operation V_{CC} Input: 512 Bytes/page operation

- TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.
- The products described in this document are subject to foreign exchange and foreign trade control laws.

The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.

The information contained herein is subject to change without notice.

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

| SYMBOL | ITEM | RAT | UNIT | |
|---------------------|------------------------------------|---|--|------|
| STIVIBOL | 11 EIVI | TC58V64FT | TC58V64DC | UNII |
| V _{CC} | Power Supply Voltage | -0.6 to 4.6 | -0.6 to 4.6 | V |
| V _{CC} Q | Output Buffer Power Supply Voltage | -0.6 to 6.0 | - | V |
| V _{IN} | Input Voltage | -0.6 to 6.0 | -0.6 to 4.6 | V |
| V _{I/O} | Input / Output Voltage | $-0.6 \text{ V} \sim \text{V}_{cc}\text{Q} + 0.3 \text{ V} (\le 6.0 \text{ V})$ | -0.6 V \sim V _{cc} + 0.3 V(\leq 4.6 V) | ٧ |
| P _D | Power Dissipation | 0.3 | 0.3 | W |
| T _{SOLDER} | Soldering Temperature (10 s) | 260 | - | °C |
| T _{STG} | Storage Temperature | -55 to 150 | -20 to 65 | °C |
| T _{OPR} | Operating Temperature | 0 to 70 | 0 to 55 | °C |

<u>CAPACITANCE</u> *(Ta = 25° C, f = 1 MHz)

| SYMBOL | PARAMETER | CONDITION | MIN | TYP. | MAX | UNIT |
|------------------|-----------|------------------------|-----|------|-----|------|
| C _{IN} | Input | $V_{IN} = 0 V$ | - | 5 | 10 | РF |
| C _{OUT} | Output | V _{OUT} = 0 V | ı | 5 | 10 | ₽F |

^{*} This parameter is periodically sampled and is not tested for every device.

VALID BLOCKS (1)

| CVMPOL | CYMPOL | | TC58V64FT/DC | | | |
|------------------|------------------------|------|--------------|------|--------|--|
| SYMBOL PARAMETER | MIN | TYP. | MAX | UNIT | | |
| N _{VB} | Number of Valid Blocks | 1014 | 1020 | 1024 | Blocks | |

⁽¹⁾ The TC58V64FT/DC occasionally contains unusable blocks. Refer to Application Note 13 toward the end of this document.

RECOMMENDED DC OPERATING CONDITIONS

| SYMBOL PARAMETER | TC58V64FT | | | TC58V64DC | | | UNIT | |
|-------------------|------------------------------------|-------|-----|-------------------------|-------|-----|-----------------------|---|
| | MIN | TYP. | MAX | MIN | TYP. | MAX | UNIT | |
| V _{CC} | Power Supply Voltage | 3.0 | 3.3 | 3.6 | 3.0 | 3.3 | 3.6 | V |
| V _{CC} q | Output Buffer Power Supply Voltage | 3.0 | _ | 5.5 | - | - | _ | V |
| V _{IH} | High Level Input Voltage | 2.0 | _ | V _{CC} Q + 0.3 | 2.0 | _ | V _{CC} + 0.3 | ٧ |
| V _{IL} | Low Level Input Voltage | -0.3* | _ | 0.8 | -0.3* | _ | 0.8 | ٧ |

^{*} -2 V (pulse width $\leq 20 \text{ ns}$)

DC CHARACTERISTICS

(TC58V64FT: Ta = 0° to 70° C, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$, $V_{CC}Q = 3.0 \text{ V}$ to 5.5 V) (TC58V64DC: Ta = 0° to $55 ^{\circ}$ C, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$)

| SYMBOL | PARAMETER | CONDITION | MIN | TYP. | MAX | UNIT |
|-----------------------|-----------------------------------|---|-----|------|------|------|
| I _{IL} | Input Leakage Current | $V_{IN} = 0 V \text{ to } V_{CC}Q$ | _ | _ | ± 10 | μΑ |
| I _{LO} | Output Leakage Current | $V_{OUT} = 0.4 V$ to $V_{CC}Q$ | - | - | ± 10 | μΑ |
| I _{CCO1} | Operating Current (Serial Read) | $\overline{\text{CE}} = V_{\text{IL}}, I_{\text{OUT}} = 0 \text{ mA}, t_{\text{cycle}} = 50 \text{ ns}$ | _ | 10 | 30 | mΑ |
| I _{CCO3} | Operating Current (Command Input) | t _{cycle} = 50 ns | - | 10 | 30 | mA |
| I _{CCO4} | Operating Current (Data Input) | t _{cycle} = 50 ns | - | 10 | 30 | mA |
| I _{CCO5} | Operating Current (Address Input) | t _{cycle} = 50 ns | - | 10 | 30 | mA |
| I _{CCO7} | Programming Current | - | - | 10 | 30 | mA |
| I _{CCO8} | Erasing Current | - | _ | 10 | 30 | mA |
| I _{CCS1} | Standby Current | CE = V _{IH} | - | - | 1 | mA |
| I _{CCS2} | Standby Current | $\overline{CE} = V_{CC}Q - 0.2 V$ | - | - | 100 | μΑ |
| V _{OH} | High Level Output Voltage | I _{OH} = -400 μA | 2.4 | _ | _ | V |
| V _{OL} | Low Level Output Voltage | I _{OL} = 2.1 mA | - | - | 0.4 | V |
| I _{OL} (R/B) | Output Current of R/B Pin | V _{OL} = 0.4 V | _ | 8 | _ | mA |

AC CHARACTERISTICS AND RECOMMENDED OPERATING CONDITIONS

(TC58V64FT: Ta = 0° to 70°C, V_{CC} = 3.3 V \pm 0.3 V, $V_{CC}Q$ = 3.0 V to 5.5 V) (TC58V64DC: Ta = 0° to 55 °C, V_{CC} = 3.3 V \pm 0.3 V)

| SYMBOL | PARAMETER | MIN | MAX | UNIT | NOTES |
|--------------------|--|-----|---------------|------|-------|
| t _{CLS} | CLE Setup Time | 0 | - | ns | |
| t _{CLH} | CLE Hold Time | 10 | - | ns | |
| t _{CS} | CE Setup Time | 0 | - | ns | |
| t _{CH} | CE Hold Time | 10 | - | ns | |
| t _{WP} | Write Pulse Width | 25 | - | ns | |
| t _{ALS} | ALE Setup Time | 0 | - | ns | |
| t _{ALH} | ALE Hold Time | 10 | - | ns | |
| t _{DS} | Data Setup Time | 20 | - | ns | |
| t _{DH} | Data Hold Time | 10 | - | ns | |
| t _{WC} | Write Cycle Time | 50 | - | ns | |
| t _{WH} | WE-High Hold Time | 15 | _ | ns | |
| t _{WW} | WP High to WE Low | 100 | - | ns | |
| t _{RR} | Ready-to-RE Falling Edge | 20 | - | ns | |
| t _{RP} | Read Pulse Width | 35 | - | ns | |
| t _{RC} | Read Cycle Time | 50 | - | ns | |
| t _{REA} | RE Access Time (Serial Data Access) | - | 35 | ns | |
| t _{CEH} | CE-High Time for Last Address in Serial Read Cycle | 100 | - | ns | (3) |
| t _{REAID} | RE Access Time (ID Read) | - | 35 | ns | |
| t _{OH} | Data Output Hold Time | 10 | - | ns | |
| t _{RHZ} | RE-High-to-Output-High Impedance | - | 30 | ns | |
| t _{CHZ} | CE-High-to-Output-High Impedance | - | 20 | ns | |
| t _{REH} | RE-High Hold Time | 15 | - | ns | |
| t _{IR} | Output-High-Impedance-to-RE Rising Edge | 0 | - | ns | |
| t _{RSTO} | RE Access Time (Status Read) | - | 35 | ns | |
| t _{CSTO} | CE Access Time (Status Read) | - | 45 | ns | |
| t _{RHW} | RE High to WE Low | 0 | - | ns | |
| t _{WHC} | WE High to CE Low | 30 | - | ns | |
| t _{WHR} | WE High to RE Low | 30 | _ | ns | |
| t _{AR1} | ALE Low to RE Low (ID Read) | 100 | - | ns | |
| t _{CR} | CE Low to RE Low (ID Read) | 100 | - | ns | |
| t _R | Memory Cell Array to Starting Address | - | 7 | μS | |
| t _{WB} | WE High to Busy | _ | 100 | ns | |
| t _{AR 2} | ALE Low to RE Low (Read Cycle) | 50 | _ | ns | |
| t _{RB} | RE Last Clock Rising Edge to Busy (in Sequential Read) | - | 100 | ns | |
| t _{CRY} | CE High to Ready (When interrupted by CE in Read Mode) | _ | 50 + tr (R/B) | ns | (2) |
| t _{RST} | Device Reset Time (Read/Program/Erase) | _ | 6/10/500 | μS | |


AC TEST CONDITIONS

: 2.4 V / 0.4 VInput level : 1.5 V / 1.5 VInput comparison level Output data comparison level : 1.5 V / 1.5 V

Output load : $1 \text{ TTL} + C_L (100 \text{ pF})$

- (1) Transition time $(t_T) = 5 \text{ ns}$
- (2) $\overline{\text{CE}}$ -High-to-Ready time depends on the pull-up resistor tied to the R/\overline{B} pin. (Refer to Application Note 10 toward the end of this document.)
- (3) If the delay between \overline{RE} and \overline{CE} is less than 200 ns and t_{CEH} is greater than or equal to 100 ns, reading will stop.

If the RE-to-CE delay is less than 30 ns, the device will not re-enter Busy state.



PROGRAMMING AND ERASING CHARACTERISTICS


(TC58V64FT: Ta = 0° to 70 °C, V_{CC} = 3.3 V \pm 0.3 V, $V_{CC}Q$ = 3.0 V to 5.5 V) (TC58V64DC: Ta = 0° to 55 °C, V_{CC} = 3.3 V \pm 0.3 V)

| SYMBOL | PARAMETER | MIN | TYP. | MAX | UNIT | NOTES |
|---------------------|---|-----|------|---------------------|------|-------|
| t _{PROG} | Average Programming Time | | 200 | 1000 | μ\$ | |
| N | Number of Programming Cycles on Same Page | | | 10 | | (1) |
| t _{BERASE} | Block Erasing Time | | 2 | 20 | ms | |
| P/E | Number of Program/Erase Cycles | | | 1 × 10 ⁶ | | (2) |


- (1) Refer to Application Note 11 toward the end of this document.
- (2) Refer to Application Note 14 toward the end of this document.


TIMING DIAGRAMS

Latch Timing Diagram for Command/Address/Data




Command Input Cycle Timing Diagram






Address Input Cycle Timing Diagram




Data Input Cycle Timing Diagram




*OP = GND input: D_{IN} 527 OP = V_{CC} input: D_{IN} 511

: V_{IH} or V_{IL}


Serial Read Cycle Timing Diagram




Status Read Cycle Timing Diagram




* 70H represents the hexadecimal number 70.



Read Cycle (1) Timing Diagram




Read Cycle (1) Timing Diagram: When Interrupted by $\overline{\text{CE}}$




 V_{IH} or V_{IL}


Read Cycle (2) Timing Diagram




Read Cycle (3) Timing Diagram




Sequential Read (1) Timing Diagram



**OP = GND input: D_{OUT} 527 OP = V_{CC} input: D_{OUT} 511




Sequential Read (2) Timing Diagram



 $OP = V_{CC}$ input: D_{OUT} 511




Sequential Read (3) Timing Diagram



 $: V_{IH} \text{ or } V_{IL}$

Auto-Program Operation Timing Diagram




 $^*OP = GND \text{ input: } D_{IN} 52$ $OP = V_{CC} \text{ input: } D_{IN} 511$


: V_{IH} or V_{IL}

: Do not input data while data is being output.

Auto Block Erase Timing Diagram



ID Read Operation Timing Diagram



PIN FUNCTIONS

The device is a serial access memory which utilizes time-sharing input of address information. The device pin-outs are configured as shown in Figure 1.

Command Latch Enable: CLE

The CLE input signal is used to control loading of the operation mode command into the internal command register. The command is latched into the command register from the I/O port on the rising edge of the WE signal while CLE is High.

Address Latch Enable: ALE

The ALE signal is used to control loading of either address information or input data into the internal address/data register.

Address information is latched on the rising edge of $\overline{\text{WE}}$ if ALE is High. Input data is latched if ALE is Low.

Chip Enable: CE

The device goes into a low-power Standby mode when $\overline{\text{CE}}$ goes High during a Read operation. The $\overline{\text{CE}}$ signal is ignored when device is in Busy state (R/ $\overline{\text{B}}$ = L), such as during a Program or Erase operation, and will not enter Standby mode even if the $\overline{\text{CE}}$ input goes High. The $\overline{\text{CE}}$ signal must stay Low during the Read mode Busy state to ensure that memory array data is correctly transferred to the data register.

Write Enable: $\overline{\text{WE}}$

The $\overline{\text{WE}}$ signal is used to control the acquisition of data from the I/O port.

Read Enable: RE

The RE signal controls serial data output. Data is available $t_{\rm REA}$ after the falling edge of RE. The internal column address counter is also incremented (Address=

I/O Port: I/O1 to 8

Address + 1) on this falling edge.

The I/O1 to 8 pins are used as a port for transferring address, command and input/output data to and from the device.

Write Protect: WP

The WP signal is used to protect the device from accidental programming or erasing. The internal voltage regulator is reset when WP is Low. This signal is usually used for protecting the data during the power-on/off sequence when input signals are invalid.

Ready/Busy: R/B


The R/\overline{B} output signal is used to indicate the operating condition of the device. The R/\overline{B} signal is in Busy state ($R/\overline{B} = L$) during the Program, Erase and Read operations and will return to Ready state ($R/\overline{B} = H$) after completion of the operation. The output buffer for this signal is an open drain.

Option Pin: OP

The OP signal is used to change the page size. The device is in 528 bytes/page mode when OP = GND and in 512 bytes/page mode when OP = $V_{\rm CC}$.

Low Voltage Detect: LVD

The LVD signal is used to detect the power supply voltage level. By connecting this pin to V_{SS} via a pull-down resistor, it is possible to distinguish the 3.3-V product (TC58V64DC, TC58V32DC) from the 5-V product (TC5832DC). When a V_{CC} of 3.3-V is applied to pins 12 and 22, an H level can be detected on the system side if the device is a TC58V64DC, and an L level if it is a TC5832DC.



TC58V64DC





Figure 1. Pinout

Schematic Cell Layout and Address Assignment

The Program operation works on page units while the Erase operation works on block units.



A page consists of 528 bytes in which 512 bytes are used for main memory storage and 16 bytes are for redundancy or for other uses.

1 page = 528 bytes 1 block = 528 bytes \times 16 pages = (8K + 256) bytes Capacity = 528 bytes \times 16 pages \times 1024 blocks

An address is read in via the I/O port over three consecutive clock cycles, as shown in Table 1.

Figure 2. Schematic Cell Layout

Table 1. Addressing

| | I/O1 | 1/02 | I/O3 | 1/04 | I/O5 | I/O6 | 1/07 | I/O8 |
|--------------|------|------|------|------|------|------|------|------|
| First cycle | A0 | A1 | A2 | А3 | A4 | A5 | A6 | A7 |
| Second cycle | Α9 | A10 | A11 | A12 | A13 | A14 | A15 | A16 |
| Third cycle | A17 | A18 | A19 | A20 | A21 | A22 | * L | * L |

A0 to A7: Column address
A9 to A22: Page address
(A13 to A22: Block address
A9 to A12: NAND address in block

Operation Mode: Logic and Command Tables

The operation modes such as Program, Erase, Read and Reset are controlled by the eleven different command operations shown in Table 3. Address input, command input and data input/output are controlled by the CLE, ALE, $\overline{\text{CE}}$, $\overline{\text{WE}}$, $\overline{\text{RE}}$ and $\overline{\text{WP}}$ signals, as shown in Table 2.

Table 2. Logic Table

| | CLE | ALE | CE | WE | RE | WP |
|---------------------------|-----|-----|----|-----|----------|----|
| Command Input | Н | L | L | _F | Н | * |
| Data Input | L | L | L | 7上不 | Н | * |
| Address Input | L | Н | L | ┖┺ | Н | * |
| Serial Data Output | L | L | L | н | ~ | * |
| During Programming (Busy) | * | * | * | * | * | Н |
| During Erasing (Busy) | * | * | * | * | * | Н |
| Program, Erase Inhibit | * | * | * | * | * | L |

H: V_{IH} , L: V_{IL} , *: V_{IH} or V_{IL}


^{*:} A8 is automatically set to Low or High by a 00H command or a 01H command.

^{*:} I/O7 and I/O8 must be set to Low in the third cycle.

Table 3. Command table (HEX)

| | First Cycle | Second Cycle | Acceptable while Busy |
|-------------------|-------------|--------------|-----------------------|
| Serial Data Input | 80 | _ | |
| Read Mode (1) | 00 | _ | |
| Read Mode (2) | 01 | - | |
| Read Mode (3) | 50 | - | |
| Reset | FF | - | 0 |
| Auto Program | 10 | _ | |
| Auto Block Erase | 60 | D0 | |
| Status Read | 70 | - | 0 |
| ID Read | 90 | - | |

HEX data bit assignment (Example)



Once the device has been set to Read mode by a 00H, 01H or 50H command, additional Read commands are not needed for sequential page Read operations. Table 4 shows the operation states for Read mode.

Table 4. Read mode operation states


| | CLE | ALE | CE | WE | RE | I/O1 TO I/O8 | Power |
|-----------------|-----|-----|----|----|----|----------------|---------|
| Output Select | L | L | L | Н | L | Data output | Active |
| Output Deselect | L | L | L | Н | Н | High impedance | Active |
| Standby | L | L | Н | Н | * | High impedance | Standby |

H: V_{IH} L: V_{IL} *: V_{IH} or V_{IL}


DEVICE OPERATION

Read Mode (1)

Read mode (1) is set when a 00H command is issued to the Command register. Refer to Figure 3 below for timing details and the block diagram.



Read Mode (2)



Cell array


Figure 4. Read mode (2) operation

after column address 256, use Read mode (2).

However, for a Sequential Read, output of the next page starts from column address 0.


Read Mode (3)

Read mode (3) has the same timing as Read modes (1) and (2) but is used to access information in the extra 16-byte redundancy area of the page. The start pointer is therefore set to a value between byte 512 and byte 527.



Sequential Read (1)(2)(3)

This mode allows the sequential reading of pages without additional address input.



Sequential Read modes (1) and (2) output the contents of addresses 0 to 527 as shown above, while Sequential Read mode (3) outputs the contents of the redundant address locations only. When the pointer reaches the last address, the device continues to output the data from this address ** on each \overline{RE} clock signal.

** OP = GND: column address 527 OP = V_{CC} : column address 511

Status Read

The device automatically implements the execution and verification of the Program and Erase operations. The Status Read function is used to monitor the Ready/Busy status of the device, determine the result (pass/fail) of a Program or Erase operation, and determine whether the device is in Suspend or Protect mode. The device status is output via the I/O port on the $\overline{\text{RE}}$ clock after a 70H command input. The resulting information is outlined in Table 5.

Table 5. Status output table

| | STATUS | | OUTPUT |
|------|---------------|------------|------------------|
| 1/01 | Pass / Fail | Pass: 0 | Fail: 1 |
| 1/02 | Not Used | 0 | |
| 1/03 | Not Used | 0 | |
| 1/04 | Not Used | 0 | |
| 1/05 | Not Used | 0 | |
| 1/06 | Not Used | 0 | |
| 1/07 | Ready / Busy | Ready: 1 | Busy: 0 |
| 1/08 | Write Protect | Protect: 0 | Not Protected: 1 |

The Pass/Fail status on I/O1 is only valid when the device is in the Ready state.

An application example with multiple devices is shown in Figure 6.





Figure 6. Status Read timing application example

System Design Note: If the R/\overline{B} pin signals from multiple devices are wired together as shown in the diagram, the Status Read function can be used to determine the status of each individual device.


Auto Page Program

The device carries out an Automatic Page Program operation when it receives a 10H Program command after the address and data have been input. The sequence of command, address and data input is shown below. (Refer to the detailed timing chart.)



Auto Block Erase

The Auto Block Erase operation starts on the rising edge of WE after the Erase Start command D0H which follows the Erase Setup command 60H. This two-cycle process for Erase operations acts as an extra layer of protection from accidental erasure of data due to external noise. The device automatically executes the Erase and Verify operations.




Reset

The Reset mode stops all operations. For example, in the case of a Program or Erase operation the internally generated voltage is discharged to 0 V and the device enters Wait state. The address and data registers are set as follows after a Reset:


Address Register: All 0s
Data Register: All 1s
Operation Mode: Wait state

The response to an FFH Reset command input during the various device operations is as follows:


· When a Reset (FFH) command is input during programming




· When a Reset (FFH) command is input during erasing




· When a Reset (FFH) command is input during a Read operation



· When a Status Read command (70H) is input after a Reset



· When two or more Reset commands are input in succession



ID Read

The TC58V64FT/DC contains ID codes which identify the device type and the manufacturer. The ID codes can be read out under the following timing conditions:




Figure 13. ID Read timing

For the specifications of the access times t_{REAID} , t_{CR} and t_{AR1} refer to the AC Characteristics.

Table 6. Code table

| | I/O8 | 1/07 | I/O6 | I/O5 | 1/04 | I/O3 | I/O2 | I/O1 | Hex Data |
|-------------|------|------|------|------|------|------|------|------|----------|
| Maker code | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 98H |
| Device code | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | E6H |

APPLICATION NOTES AND COMMENTS

(1) Prohibition of unspecified commands

The operation commands are listed in Table 3. Input of a command other than those specified in Table 3 is prohibited. Stored data may be corrupted if an unknown command is entered during the command cycle.

(2) Pointer control for 00H, 01H and 50H

The device has three Read modes which set the destination of the pointer. Table 7 shows the destination of the pointer, and Figure 14 is a block diagram of their operations.

Table 7. Pointer Destination

| Read Mode | Command | Pointer |
|-----------|---------|------------|
| (1) | 00Н | 0 to 255 |
| (2) | 01H | 256 to 511 |
| (3) | 50H | 512 to 527 |





Figure 14. Pointer control

The pointer is set to region A by the 00H command, to region B by the 01H command, and to region C by the 50H command.

(Example)

The 00H command must be input to set the pointer back to region A when the pointer is pointing to region C.



To program region C only, set the start point to region C using the 50H command.






Figure 15. Example of How to Set the Pointer

(3) Acceptable commands after Serial Input command 80H


Once the Serial Input command 80H has been input, do not input any command other than the Program Execution command 10H or the Reset command FFH.



If a command other than 10H or FFH is input, the Program operation is not performed.



(4) Status Read during a Read operation




The device status can be read out by inputting the Status Read command 70H in Read mode. Once the device has been set to Status Read mode by a 70H command, the device will not return to Read mode.

Therefore, a Status Read during a Read operation is prohibited.


However, when the Read command 00H is input during [A], Status mode is reset and the device returns to Read mode. In this case, data output starts automatically from address N and address input is unnecessary.


(5) Auto programming failure



(6) R/\overline{B} : termination for the Ready/Busy pin (R/\overline{B})

A pull-up resistor needs to be used for termination because the R/\overline{B} buffer consists of an open drain circuit.





This data may vary from device to device. We recommend that you use this data as a reference when selecting a resistor value.

(7) Status after power-on

Although the device is set to Read mode after power-on, the following sequence is necessary because some input signals may not be stable at power-on.




Figure 20.

(8) Power-on/off sequence:

The \overline{WP} signal is useful for protecting against data corruption at power-on/off. The following timing sequence is necessary:





Figure 21. Power-on/off Sequence


(9) Note regarding the \overline{WP} signal

The Erase and Program operations are automatically reset when \overline{WP} goes Low. The operations are enabled and disabled as follows:


Enable Programming




Disable Programming



Enable Erasing




Disable Erasing



(10) When four address cycles are input

Although the device may read in a fourth address, it is ignored inside the chip.

Read operation



Internal read operation starts when WE goes High in the third cycle.

Figure 22.

Program operation




Figure 23.

(11) Several programming cycles on the same page (Partial Page Program)

A page can be divided into up to 10 segments. Each segment can be programmed individually as follows:





Figure 24.

Note: The input data for unprogrammed or previously programmed page segments must be 1 (i.e. the inputs for all page bytes outside the segment which is to be programmed should be set to all 1s).

(12) Note regarding the \overline{RE} signal


The internal column address counter is incremented synchronously with the \overline{RE} clock in Read mode. Therefore, once the device has been set to Read mode by a 00H, 01H or 50H command, the internal column address counter is incremented by the \overline{RE} clock independently of the address input timing. If the \overline{RE} clock input pulses start before the address input, and the pointer reaches the last column address, an internal read operation (array \rightarrow register) will occur and the device will enter Busy state. (Refer to Figure 25.)



Hence the RE clock input must start after the address input.

(13) Invalid blocks (bad blocks)

The device occasionally contains unusable blocks. Therefore, the following issues must be recognized:



Check to see whether the device has any bad blocks after installation of the device into the system. Do not try to access bad blocks. A bad block does not affect the performance of good blocks because it is isolated from the Bit line by the Select gate.

The number of valid blocks is as follows:

| | MIN | TYP. | MAX | UNIT |
|---------------------|------|------|------|-------|
| Valid (Good) Blocks | 1014 | 1020 | 1024 | Block |

Figure 26.

Figure 28 shows the flow for bad block testing

(14) Failure phenomena for Program and Erase operations


The device may fail during a Program or Erase operation.

The following possible failure modes should be considered when implementing systems in which reliability is at a premium.

| FAILURE MODE | | DETECTION AND COUNTERMEASURE SEQUENCE | | |
|--------------|---------------------|--|--|--|
| Block | Erase Failure | Status Read after Erase \rightarrow Block Replacement | | |
| Page | Programming Failure | Status Read after Program $ ightarrow$ Block Replacement | | |
| Single Bit* | Programming Failure | (1) Block Verify after Program \rightarrow Retry | | |
| | 1 → 0 | (2) ECC | | |

- *: (1) or (2)
- ECC : Error Correction Code → Hamming Code etc. Example: 1-bit correction & 2-bit detection
- Block Replacement

Program



When an error occurs in Block A, try to reprogram the data into another block (e.g. Block B) by loading it from an external buffer. Then, prevent further system accesses to Block A (by creating a bad block table or by using another appropriate scheme).

Erase

When an error occurs in an Erase operation, prevent future accesses to this bad block (again by creating a table within the system or by using another appropriate scheme).

BAD BLOCK TEST FLOW

C : Checkerboard pattern

C: Inverted checkerboard pattern
Blank check: 1 Block Read (FFH)





Figure 28.


PACKAGE DIMENSIONS


Plastic TSOP


TSOP II 44/40-P-400-0.80B

Unit: mm










PACKAGE DIMENSIONS

FDC-22A

Unit: mm



E: Write-protect area

F: The distance between the surface of D and all contact areas is less than 0.1 mm.

G: Index area