CCD AREA IMAGE SENSOR CCD(Charge Coupled Device)


TC6307AF

TCD5481D DRIVING PULSE GENERATOR IC

The TC6307AF is a CMOS LSI developed to drive the TCD5481D CCD area image sensor. It can be combined with a vertical clock driver and a synchronous signal generator IC to constitute the CCD area image sensor driving circuit.

FEATURES

- Generation of all timing pulses required to drive TCD5481D.
- Correspondence with electronic shutter from 1/60 to 1/8000 sec.
- Generation of sampling pulses for CDS signal processing.



MAXIMUM RATINGS $(V_{SS} = 0V)$

CHARACTERISTIC	SYMBOL	RATING	UNIT	
Supply Voltage	V_{DD}	-0.3~7.0	V	
Input Voltage	V_{INA}	-0.3~V _{DDA} +0.3	٧	
Input voltage	V_{INB}	-0.3~V _{DDB} +0.3		
Input Current	IN	± 10	mA	
Storage Temperature	T _{stg}	-40∼125	°C	

RECOMMENDED OPERATING CONDITIONS $(V_{SS} = 0V)$

		••		
CHARACTERISTIC	SYMBOL	RATING	UNIT	
Supply Voltage	V_{DDA}	4.75~5.25		
Supply Voltage	V_{DDB}	0.3~3.6	\ \ \	
Operating Temperature	T _{opr}	− 10~70	°C	

961001EBA2

- TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.


 The products described in this document are subject to foreign exchange and foreign trade control laws.

 The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.

ELECTRICAL CHARACTERISTICS (V_{SS} = 0V, V_{DDA} = $4.75 \sim 5.25$ V, V_{DDB} = $3.0 \sim 3.6$ V, Ta = $0 \sim 70$ °C)

CHARACTERISTIC		SYMBOL	TEST CIR- CUIT	TEST CONDITION	MIN	TYP.	MAX	UNIT	
Input Voltage	"H" Level	V _{IH}			V _{DDB} ×0.8	_	_	V	
input voitage	"L" Level	V _{IL}			_	_	V _{DDB} ×0.2		
				$V_{INA} = V_{DDA}, V_{INB} = V_{DDB}$	- 10	_	10		
lament Command	"H" Level	"H" Level	ΊΗ	_	V _{INA} = V _{DDA} , V _{INB} = V _{DDB} (included PULL-DOWN)	10	_	200	_
Input Current	"L" Level			$V_{INA} = V_{DDB} = V_{SS}$	- 10	_	10	μ A	
		IΙL		$V_{INA} = V_{DDB} = V_{SS}$ (included PULL-UP)	- 200	_	- 10		
Output Valtara	"H" Level	VOH		I _{OH} = -8mA, H1, H2 I _{OH} = -8mA, RS I _{OH} = -4mA, Other output	2.4	_	_	V	
Output Voltage			—	I _{OL} = 8mA, H1, H2					
	"L" Level	VOL		I _{OL} = 8mA, RS	_	_	0.4		
				I _{OL} = 4mA, Other output					
Static Consumption Current		I_{DD}	_	$CL = 0pF$, $V_{DD} = 5V$, $Ta = 25$ °C	_	_	100	μ A	

PIN ASSIGNMENT



PIN FUNCTION

PIN No.	SYMBOL	1/0	NAME	POLARITY	FUNCTION
1	V_{DDB}	_	Power supply —		Connected to power supply 3.3 ± 0.30V
2	osco	0	Oscillating output	Ш	Oscillating output terminal of quartz oscillator. (2fck)
3	NSEL1	ı	Vertical read position setting	_	Used to set the vertical read position.
4	NSEL2	•	input		
5	CLR	I	All clear input	_	Returns circuit to initial settings. Normal operation in "H" level Clear settings in "L" level
6	NC	_	Not connected	_	_
7	TEST	_	_	_	Test terminal (open for normal use)
8	DCLK	I	_	Ш	Clock input terminal for serial data.
9	DATA	1	Serial data input		Serial data input terminal.
10	PBLK	0	Pre-blanking	Л	Pre-blanking pulse output. "H" level indicates the erase period.
11	PBLCNT	I	Pre-blanking switching input	_	Switches pre-blanking pulse. PBLK2 in "H" level PBLK1 in "L" level
12	СРОВ	0	OB clamp pulse output	pulse Clamps the OB part of the CCD output s with clamp pulse. Does not include ve return line period.	
13	HCLR	0	ϕ H clear pulse output	lear pulse Displays horizontal CCD transm	
14	ACP	0	Analog clamp pulse		Analog clamp pulse output
15	DCC	0	Digital clamp pulse output	Digital clamp pulse output	
16	V_{DDA}	_	Power supply	_	Connected to power supply 5.0 ± 0.25V
17	V_{DD}		Power supply	_	Connected to power supply 5.0 ± 0.25V
18	HD	ı	Horizontal drive pulse input	Inputs HD pulse of cycle signal generator IC.	
19	VD	ı	Vertical drive pulse input	Inputs VD pulse of cycle signal generator IC.	
20	FH2		FH2/FH2B output	"L" level repeated at "H" level for each H color discrimination signal, and frame cyresets.	
21	FH2CNT	ı	FH2/FH2B switching input	Switching of FH2 and FH2B output — FH2B in "H" level FH2 in "L" level	
22	TEST	_	_		Test terminal (open for normal use)

PIN No.	SYMBOL	1/0	NAME	POLARITY	FUNCTION	
23	FV1	0	Vertical CCD drive pulse	T	Vertical CCD drive pulse ϕ V1 connected to the inversion type vertical clock driver.	
24	VSS	_	GND	_	GND	
25	V_{DDB}	_	Power supply	_	Connected to power supply 5.0 ± 0.25V	
26	FV2	0	Vertical CCD drive pulse	T	Vertical CCD drive pulse ϕ V2 connected to the inversion type vertical clock driver.	
27	FV3	0	Vertical CCD drive pulse	T	Vertical CCD drive pulse ϕ V3 connected to the inversion type vertical clock driver.	
28	FV4	0	Vertical CCD drive pulse	T	Vertical CCD drive pulse ϕ V4 connected to the inversion type vertical clock driver.	
29	CH1X	0	ϕ V1 charge pulse output	77	CCD drive charge pulse ϕ V1 connected to the inversion type vertical clock driver.	
30	CH2X	0	ϕ V3 charge pulse output	7.5	CCD drive charge pulse ϕ V3 connected to the inversion type vertical clock driver.	
31	SUB	0	Electronic shutter pulse	T	SUB substrate pulse connected to the inversion type driver.	
32	V_{DDA}	_	Power supply	_	Connected to power supply 5.0 ± 0.25V	
33	V_{DDB}	_	Power supply	_	Connected to power supply 3.3 ± 0.30V	
34	V _{DDA}	_	Power supply	 Connected to power supply 5.0 ± 0.25V 		
35	H2	0	Horizontal CCD drive pulse	Horizontal CCD drive pulse connected to gate of the CCD image sensor.		
36	H1	0	Horizontal CCD drive pulse	Horizontal CCD drive pulse connected t gate of the CCD image sensor.		
37	R	0	Reset gate pulse	几	Reset gate pulse connected to ϕ RS gate of the CCD image sensor.	
38	VSS	_	GND	_	GND	
39	VSS	_	GND	_	GND	
40	RWI	I	Input for adjusting reset width	_	Output terminal for adjusting reset width. The RWO output is delayed with a capacitor and resistor connected to the input of RWI.	
41	RWO	0	Input for adjusting reset width	几	Input terminal for adjusting reset width. The RWO output is delayed with a capacitor and resistor connected to the input of RWI.	
42	CI	ı	_	_	Supplemental buffer input terminal	
43	со	0	_	_	Supplemental buffer output terminal. Pulse input to CI is output through the inversion buffer.	
44	DS1	0			CDS pulse 1 output	
45	DS2	0	_		CDS pulse 2 output	

PIN No.	SYMBOL	1/0	NAME	POLARITY	FUNCTION										
46	RCNT	_	ϕ R output transfer input	_											
47	TEST		_	_	Test terminal (open for normal use)										
48	V_{DD}		Power supply	_	Connected to power supply 5.0 ± 0.25V										
49	V_{DDB}		Power supply	_	Connected to power supply 3.3 ± 0.30V										
50	NC		Not connected	_	_										
51	oscsw	I			Internal oscillation and external clock input switching input terminal.										
52	CSEL1	ı	Horizontal transfer pulse phase	_	H1, H2, DS1, DS2, and R output phase										
53	CSEL2		switching input		switching input.										
54	ADCLK	0	_		Digital clock output										
55	TEST		_	_	Test terminal (open for normal use)										
56	VSS	1	GND		GND										
57	VMD1														
58	VMD2		I	I	1	I	1	I	1	I	- 1	I	- -	_	Electronic shutter setting input
59	VMD3														
60	ESCNT	I	Electronic shutter speed data input — switching		Electronic shutter speed data input switching terminal. Serial setting mode in "H" level Parallel setting mode in "L" level										
61	TEST	_	-	_	Test terminal (open for normal use)										
62	CLKI	ı	External clock input		External clock input terminal										
63	OSCI	I	Oscillation input — Oscillating input terminal of quartz oscill		Oscillating input terminal of quartz oscillator.										
64	V_{DD}	_	Power supply —		Connected to power supply 5.0 ± 0.25V										

[Explanation of output buffer cell-type]

(1) Output buffer A-type

Terminals used: H1, H2, R

Summary : $I_0 = 8.0$ mA output standard buffer (when $V_{DD} = 5.0$ V)

(2) Output buffer B-type

Terminals used: PBLK, CPOB, ACP, DCC, FH2, FV1, FV2, FV3, FV4, CH1X, CH2X, SUB, RWO, CO,

DS1, DS2

Summary : $I_0 = 4.0$ mA output standard buffer (when $V_{DD} = 3.3$ V)

(3) Output buffer C-type

Terminals used: ADCLK

Summary : $I_0 = 8.0$ mA output standard buffer (when $V_{DD} = 3.3$ V)

(4) Output buffer D-type

Terminals used: HCLK

Summary : $I_O = 24.0 \text{mA}$ output standard buffer (when $V_{DD} = 3.3 \text{V}$)

(5) Output buffer E-type

Terminals used: OSCO

Summary : $I_0 = 4.0$ mA output OSC buffer (when $V_{DD} = 3.3$ V)

[Setting of Vertical Read Position]

The vertical read position can be switched between NSEL1 and NSEL2 input. The serial setting mode is set when NSEL1 and NSEL2 input are in "H" level.

NSEL1	NSEL2	Vertical read position	Vertical transfer levels
L	L	Middle of screen	28
Н	L	Fixed at top of screen	0
L	Н	Fixed at bottom of screen	60
Н	Н	Serial setting mode	0~60

[Setting of the Shutter Speed]

In setting the shutter speed, use ESCNT input to select either the parallel setting mode or the serial setting mode. When ESCNT input is in "L" level, the parallel setting mode is set, and the shutter speed is set with VMD1, VMD2, and VMD3. When ESCNT input is in "H" level, the parallel setting mode is set, and the shutter speed can be controlled regardless of VMD1, VMD2, or VMD3.

VMD1	VMD2	VMD3	ESCNT	Shutter speed	
L	L	L	L	1 / 8000 sec.	
Н	L	L	L	NTSC: 1 / 100 sec. (flickerless mode)	
L	Н	L	L	1 / 250 sec.	
Н	Н	L	L	1 / 500 sec.	
L	L	Н	L	1 / 1000 sec.	
Н	L	Н	L	1 / 2000 sec.	
L	Н	Н	L	1 / 4000 sec.	
Н	Н	Н	L	NTSC: 1/60 sec. (normal mode)	
×	×	×	Н	Serial setting mode	(*1)


(*1) Set the shutter speed within the range below.

NTSC: IH~133H (in 1H units) (134~254H (in 2H units).

(Use the shutter speed within the CCD specifications.)

[Serial Setting Mode]

Use NSEL1, NSEL2 or ESCNT to select the vertical read position or shutter speed serial setting mode. Serial data is input with VD, DCLK, and DATA.



td1>1 μ s, td2>1 μ s (td1 and td2 apply to each of the 24 bits) tdVCLXE<6H TDVCLKS>1 μ

The data is fed into the shutter speed controller when DCLK pulse raises. The data is organized in 24 bits with the functions described below. Binary data is input to data to designate the vertical read position and shutter speed settings. When more than 24 bits of data are input, only the first 24 bits remain valid.

Set the binary data according to the following logic format.

Setting of the Vertical Read Position

The relationship between the vertical transfer level and binary data is defined as follows.

Vertical transfer level (n defined as binary number)

NTSC: n = 64 - (vertical transfer level) $(4 \le n \le 64)$

When bits 1 to 8 are in "H" level, EIS is turned off and the middle of the screen is read. The relationship between the serial data and the color discrimination signal of the initial level line of the CCD output signal is defined as shown below.

When Eis = OFF						
Bit2	Bit1	FH2 (Color discrimination)	Field			
L	L	H (2B-G)	Second, fourth			
L	Н	L (2R-G)	First, third			
Н	L	L (2R-G)	Second, fourth			
Н	Н	H (2B-G)	First, third			

When FIS = OFF

Setting of the Shutter Speed

The relationship between the shutter speed and binary data is defined by the following logic format.

Shutter speed (n defined as binary number)


NTSC :
$$[262 - 2n] H (4 \le n \le 64)$$

 $[(262 - 64) - n] H (65 \le n \le 197)$

When bits 17 to 24 are in "H" level, CH1X and CH2X are fixed in "H" level regardless of ESCNT input.


Input pulse timing chart

(1) CLKI-AHD input phase relationship




(2) VD-HD input phase relationship

① First and third fields




2 Second and fourth fields




(3) VD-HD input phase relationship


① First and third fields




2 Second and fourth fields




Reset Timing Chart



* MIN: 3.12, TYP: 6.64, MAX: 11.72 Simulation values when 10 pF load connected to external circuit.




Vertical Rate Timing Char First and third fields



C6307AF_


Vertical Rate Timing Chart Second and fourth fields




T/C2077

Horizontal Rate Timing Chart






At first and third fields




At second and fourth fields



OUTLINE DRAWING LQFP64-P-1010-0.50B

Unit: mm



Weight: 0.33g (Typ.)