INTEGRATED CIRCUIT TOSHIBA TECHNICAL DATA

TOSHIBA CCD AREA IMAGE SENSOR TC6162AU

CCD(Charge Coupled Device)


GENERAL

The TC6162AU is a CMOS LSI chip for generating NTSC television synchronization signals and operating a 400,000- pixel FITCCD area image sensor.

This chip covers the electronic shutter mode of 1/60 to 1/2000 seconds. It has a vertical reset pin that enables synchronizing with an external system.

FEATURES

- Generation of NTSC television synchronization signals.
- Generation of pulses for operation the vertical register of the CCD area image sensor.
- An electronic shutter mode of 1/60 to 1/2000 seconds.
- Synchronization with as external.



Weight: 0.56g (Typ.)

MAXIMUM RATINGS $(V_{SS} = 0V)$

CHARACTERISTIC	SYMBOL	RATING	UNIT
Supply Voltage	V_{DD}	-0.3~7.0	V
Input Voltage	VIN	-0.3~V _{DD} +0.3	V
Input Current	IN	± 20	mA
Storage Temperature	T _{stg}	-40~125	°C

OPERATING CONDITIONS $(V_{SS} = 0V)$

CHARACTERISTIC	SYMBOL	RATING	UNIT
Supply Voltage	V_{DD}	4.75~5.25	V
Operating Temperature	T _{opr}	0~70	°C

The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use.

No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA TOSHIBA CORPORATION or others.

These TOSHIBA products are intended for use in general commercial applications (office equipment, demestic appliances, etc.), please make sure that you consult with us before you use these TOSHIBA products in equipment which may involve life threatening or critical application, including but not limited to such uses as atomic energy control, airplane or spaceship instrumentation, traffic signals, medical instrumentation, combustion control, all types of safety devices, etc. TOSHIBA cannot accept and hereby disclaims liability for any damage which may occur in case the TOSHIBA products are used in such equipment or applications without prior consultation with TOSHIBA.

INTEGRATED CIRCUIT TOSHIBA TECHNICAL DATA


TC6162AU

ELECTRICAL CHARACTERISTICS $(V_{SS} = 0V, V_{DD} = 4.75 \sim 5.25V, Ta = 0 \sim 70^{\circ}C)$

	31169 (133 =	0 v, vDD = 4.75 · 5.25 v, 1a = 0 · 70 C)				
CHARACTERISTIC	SYMBOL	TEST CONDITION	MAX.	UNIT		
Innut Valtage (bigh)	V	VRS	4.0	_	_	٧
Input Voltage (high)	V _{IH}	All inputs except VRS	3.5	_	_	
Innut Valtana (lau)	.,	VRS	I —	_	1.0	v
Input Voltage (low)	V _{IL}	All inputs except VRS	_	_	1.5	V
Input Current (high)	ΊΗ	V _{IN} = V _{DD}	- 10	_	10	μΑ
Innut Current (less)	1	V _{IN} = V _{SS} , CKI	- 10	_	10	μΑ
Input Current (low)	'IL	All inputs except CKI	- 200	_	- 10	
		I _{OH} = -4mA, HP		_	 	V
Output Voltage (high)	V _{ОН}	I _{OH} = -1mA, WID	2.4			
Output Voltage (high)		I _{OH} = -2mA	2.4			
		All output except WID, HP				
		I _{OL} = 4mA, HP				
Output Voltage (low)	V _{OL}	I _{OL} = 1mA, WID		_	0.4	v
		I _{OL} = 2mA	1 —		0.4	· •
		All output except WID, HP	-			
Supply Current	I _{DD}	DD C _L = 0pF				


TC6162AU – 2 1994 – 10 – 24

PIN CONNECTION



TC6162AU - 3 1994 - 10 - 24

BLOCK DIAGRAM



TC6162AU – 4 1994 – 10 – 24

PIN FUNCTIONS

No. STMIBEL 170 Frame pulse output. This pulse is generated once per frame on the se fourth field. It remains high for 3H-wide. Inputs on STM1-STM3 set the shutter speed. The set values and shutter are: Shutter speed (s) STM1 STM2 STM3 1/60 (1/30) H H H H H H H H H									
fourth field. It remains high for 3H-wide. Inputs on STM1-STM3 set the shutter speed. The set values and shutter are: Shutter speed (s) STM1 STM2 STM3 1/60 (1/30) H H H 1/100 H H L									
Inputs on STM1-STM3 set the shutter speed. The set values and shutter are: Shutter speed (s) STM1 STM2 STM3	r speeds								
Shutter speed (s) STM1 STM2 STM3 1/60 (1/30) H H H H 1/100 H H L									
1/60 (1/30) H H H 1/100 H H L									
1/60 (1/30) H H H 1/100 H H L									
2 STM1 1/120 H L H									
3 STM2 I 1/250 H L L									
4 STM3 1/500 L H H									
1 / 1000 L H L									
1/2000 L L H									
EXST L L L									
The speed in parentheses is the frame storage mode.									
An external input on EXST controls the shutter speed. When the input									
5 EXST STM1-STM3 are all low, this pin is enabled. When the input on EXST									
low, shutter speed control is enabled in the range of 1/62 to 1/1386	seconds								
	n increments of 1/15734 seconds.								
6 V _{SS} — GND									
7 MOD1 I Mode pin 1 that is open for normal use. An input on INT changes the storage mode.									
An input on INT changes the storage mode. 8 INT I High-level input: Field storage mode									
Low-level input: Frame storage mode									
9 TEST I Test input. This pin open for normal use.									
Reset input A low-level input on RESET initializes the internal circuits	This								
10 RESET I pin is open for normal use.									
Horizontal transfer control pulse output. The high-level indicates the p	period								
11 HP O during which horizontal CCD driving pulse \$\(\phi\)H is not generated conne									
pin HP of the horizontal driving IC.									
Line identification pulse output. This pulse alternately gone high and	low								
every horizontal cycle, and is reset on the frame cycle.									
Pre-blanking signal output. high-level output indicates the blanking p	eriod.								
13 PBLK O The pulse is a composite signal that is $9.8\mu s$ wide for the horizontal	The pulse is a composite signal that is 9.8 μ s wide for the horizontal								
	synchronization section and 18H wide for the vertical synchronization section.								
14 SYNC O Composite synchronized signal output.									
Composite blanking signal output. Low-level output indicates the blan	-								
15 CBLK O period. The pulse is a composite signal that is 11μ s wide for the horiz									
synchronization section and 20H wide for the vertical synchronization	section.								

TC6162AU – 5
1994 – 10 – 24
TOSHIBA CORPORATION

TC6162AU

PIN No.	SYMBOL	1/0	FUNCTION						
16	HD	0	Horizontal drive output. This pulse is output once per horizontal cycle. The $6.3\mu s$ wide pulse goes high from the beginning of the horizontal flyback time.						
17	v_{DD}	_	A voltage of 5V ± 0.25V is supplied to this pin.						
18	VSS	_	GND						
19	CP1	0	Clamp pulse output. This pulse clamps the black reference signal of a CCD output signal. It remains high for 1.5μ s. Clamp pulse output is not generated at vertical flyback time when no black reference signal is output.						
20	CP2	0	clamp pulse output. This is a clamp pulse for signal processing. It remains nigh for 2.0 µs.						
21	СРЗ	0	Clamp pulse output. This is a clamp pulse for signal processing. It remains nigh for $2.9\mu s$.						
22	WID	0	Output of the window pulse for sampling the iris control signal. Low-level output indicated the sampling period.						
23	BF	0	Bust flag output. This pulse gates a subcarrier. It remains high for $2.6 \mu s$.						
24 25	SC0 SC90	0	Subcarrier output obtained by dividing the clock input to CKI by 4. The 3.579MHz clock is output. Compared with the pulse on SC0, the pulse on SC90 advances 90degrees in phase.						
26	BSC	0	Burst subcarrier output obtained by gating a subcarrier with BF. The phase difference between the phase of the pulse on BSC and that of the pulse on SCO is 270degrees.						
27	V_{DD}	_	A voltage of 5V ± 0.25V is supplied to this pin.						
28	Vss	_	GND						
29	СКІ	l	Master clock input. A clock of 14.31818MHz is input on CKI. An internal pull-up resistor is not connected to this pin.						
30	VD	0	Vertical drive output. The pulse is output once per field. It remains high for 3H.						
31	VRS	1	Vertical reset input. A negative-going edge on this pin resets the vertical frequency divider. This pin is used for operation in synchronization with an external system. The input operates like a Schmitt-trigger input.						
32	FI	0	Field identification pulse output. The pulse alternately goes high and low for each field. High-level output indicates the first or third field. Low-level output indicates the second or fourth field.						
33	MOD2	1	Mode pin 2 changes the vertical CCD sweep transfer modes of the image section. The level is low for normal use.						

TC6162AU - 6 1994 - 10 - 24 TOSHIBA CORPORATION

INTEGRATED CIRCUIT **TOSHIBA**TECHNICAL DATA

TC6162AU


PIN No.	SYMBOL	1/0	FUNCTION				
34 35	FSAN FSBN	0	Field shift pulses for driving the vertical CCD. FSAN: ϕ I1 FSBN: ϕ I3 Each polarity is inverted. The pulses are connected to the vertical clock inverter driver.				
36 37 38 40 41 42 43 44	FI1N FI2N FI3N FI4N FS1N FS2N FS3N FS4N	0	Line shift pulses for driving the vertical CCD. FI1N: \$\psi 11				
39	V_{DD}	_	A voltage of 5V±0.25V is supplied to the pin.				

Unless otherwise specified, internal pull-up resistors are connected to the input pins.

TC6162AU – 7 1994 – 10 – 24

VRS PIN FOR OPERATION IN SYNCHRONIZATION WITH AN EXTERNAL SYSTEM


The VRS pin enables vertical resetting. The VRS pulse is input to the chip on its falling edge. Resetting is performed so that the falling edge of VRS appears for the first 0.5H of SYNC VS output.



The reset pulse is generated on ϕ 2fH, which is not sent out of the chip. If the VRS pulse goes high around the ϕ 2fH rising edge, reset time may fluctuate 0.5H. See the timing chart for the phase of the ϕ 2fH pulse.

The VRS pin enables resetting in 0.5H units (minimum).

If the chip is synchronized with as external system, H synchronization by PLL is required.




TC6162AU - 8 1994 - 10 - 24 TOSHIBA CORPORATION


EXTERNAL SHUTTER MODE

If inputs on STM1-STM3 are all low, the external shutter mode is enabled and the shutter speed can be controlled by the timing of an input on EXST.


The input on EXST sets the internal RS-flip-flop on the falling edge, and the output of the flip-flop is processed on ϕ fH. If the input on EXST goes low around the ϕ fH rising edge, the shutter speed may fluctuate 1H.




Generating the EXST pulse requires an external counter circuit. The external counter used the rising edge of the HD pulse as a clock, and is reset by the VD pulse.



The following chart shows the relationship between the falling edge of the EXST input and field shift pulse. When the EXST input goes low, the FSBN pulse is generated after 2H, and the FSAN pulse is generated after 3H.




The shutter speed can be calculated with the count (n) of the external counter as follows:



shutter speed = $\frac{253.5 - n}{15734.26}$ (s)

TC6162AU - 10 1994 - 10 - 24

A shutter speed from 1/62 to 1/1368 s can be set in the external shutter mode. If the EXST input goes low for a period that does not conform to the range (Td period), the shutter speed is fixed to 1/62 s.




In the external shutter mode, the falling edge of the EXST pulse must be input for each field. The shutter-on field shift pulse is not generated unless a timing pulse is input to the EXST pin. Therefore, the storage time is 1/59.8 s for the first field and 1/60.0 s for the second field, so fricker occur to CCD output.

The EXST falling edge should not be input two or more times within one-field period. If the shutter-on field shift pulse is generated two or more times, an unnecessary charge increases overly in the vertical CCD, and it may fail to be removed from the CCD. The following shows an example of the counter circuit in the external shutter mode.

TC6162AU – 11
1994 – 10 – 24
TOSHIBA CORPORATION

EXAMPE OF THE COUNTER CIRCUIT IN THE EXTERNAL SHUTTER MODE



Set values for J0~J7 and each storage time.

Set value	3 101 30	37 GII	a cacii	3toru,	ge tilli	С.					
	SET VALUE BIN										RAGE TIME
DEC	LIEV			T							
(I)	HEX	J7	J6	J5	J4	J3	J2	J1	10	Lines	Time (s)
0	00	0	0	0	0	0	0	0	0	252.5H	1 / 62.31
1	01	0	0	0	0	0	0	0	1	251.5H	1 / 62.56
5	\$	5	S	5	5	S	5	5	5	S	\$
1		s	<u> </u>				,			(252.5 – I)	(252.5 – I)/
1 '		,	i '	; ' !	i ' !	i '	i ' !	; ' !	; ' !	Н	15734.26
5	5	5	5	5	5	5	5	5	5	5	\$
241	F1	1	1	1	1	0	0	0	1	11.5H	1 / 1368
242	F2	1	1	1	1	0	1	0	0		
5	S	5	!	5	S	!	! \$	5	5	254.5H	1 / 61.82
244	F4	1	1	1	1	0	1	0	0		
245	F5	1	1	1	1	0	1	0	1		
5	S	5	5	5	5	5	5	5	\$	Must not be set	
256	FF	1	1	1	1	1	1	1	1		

TC6162AU – 12
1994 – 10 – 24
TOSHIBA CORPORATION

STORAGE MODES

Storage modes can be changed with the INT pin.


High-level input: Field storage mode.

Low-level input: Frame storage mode.

In the frame storage mode, the storage time is set to $1/30 \, s$ when inputs on shutter speed setting pins STM1 to STM3 are all high.

In the frame storage mode, the storage time cannot be set to $1/60 \, s$. If the VD pin is connected to the EXST pin, and if inputs on STM1 to STM3 are all low (external shutter mode), however, the shutter speed can be set to $1/62 \, s$.

The sensitivity in the frame storage mode is half of that in the field storage mode at electronic shutter mode.




Setting the electronic shutter speed to 1/62 s.

TC6162AU – 13 1994 – 10 – 24


RESET OPERATION

When the input on the RESET pin goes low, the internal circuit is reset, and all operations are stopped for the period of the low-level pulse. When the input on the RESET pin then goes high, the VBLK operation (first field) starts after 35.89 μ s (513 bits). (The SC output is reinitialized immediately after the VBLK operation starts.)



When the RESET pulse goes high within the set and hold time of the clock input on the CKI pin, the reset timing may shift one bit.


At least 70 ns is required for the period of the low-level input on RESET pulse.



TC6162AU – 14	
1994 – 10 – 24	
TOSHIBA CORPORATION	!

TC6162AU






TC6162AU – 15

1994 – 10 – 24

TC6162AU


TECHNICAL DATA

TIMING CHART II, IV field



TC6162AU – 16

1994 – 10 – 24




The values indicate periods converted from designed counts.

TC6162AU – 17
1994 – 10 – 24
TOSHIBA CORPORATION

OUTLINE DRAWING QFP44-P-1010A

Unit: mm



0.8±0.2

Weight: 0.56g (Typ.)

TC6162AU – 18*	
1994 – 10 – 24	