



SLVS514C-APRIL 2004-REVISED AUGUST 2004


CURRENT-LIMITED, POWER-DISTRIBUTION SWITCHES

FEATURES

- 70-mΩ High-Side MOSFET
- 500-mA Continuous Current
- Thermal and Short-Circuit Protection
- Accurate Current Limit (0.7 A min, 1.3 A max)
- Operating Range: 2.7 V to 5.5 V
- 0.6-ms Typical Rise Time
- Undervoltage Lockout
- Deglitched Fault Report (OC)
- No OC Glitch During Power Up
- Maximum Standby Supply Current:
 1-μA (Single, Dual) or 2-μA (Triple, Quad)
- Bidirectional Switch
- Ambient Temperature Range: -40°C to 85°C
- ESD Protection
- UL Pending

APPLICATIONS

- Heavy Capacitive Loads
- Short-Circuit Protections



[†] All enable inputs are active high for the TPS205xB series. NC – No connect

DESCRIPTION

The TPS204xB/TPS205xB power-distribution switches are intended for applications where heavy capacitive loads and short circuits are likely to be encountered. These devices incorporates $70\text{-m}\Omega$ N-channel MOSFET power switches for power-distribution systems that require multiple power switches in a single package. Each switch is controlled by a logic enable input. Gate drive is provided by an internal charge pump designed to control the power-switch rise times and fall times to minimize current surges during switching. The charge pump requires no external components and allows operation from supplies as low as 2.7 V.

When the output load exceeds the current-limit threshold or a short is present, the device limits the output current to a safe level by switching into a constant-current mode, pulling the overcurrent (\overline{OCx}) logic output low. When continuous heavy overloads and short-circuits increase the power dissipation in the switch, causing the junction temperature to rise, a thermal protection circuit shuts off the switch to prevent damage. Recovery from a thermal shutdown is automatic once the device has cooled sufficiently. Internal circuitry ensures that the switch remains off until valid input voltage is present. This power-distribution switch is designed to set current limit at 1 A typically.

	GENERAL SWITCH CATALOG									
33 mΩ, single	TPS201xA TPS202x TPS203x	0.2 A – 2 A 0.2 A – 2 A 0.2 A – 2 A	80 mΩ, dual	TPS2042B 500 mA TPS2052B 500 mA TPS2046 250 mA TPS2056 250 mA TPS2062 1 A TPS2066 1 A	80 mΩ, dual	80 mΩ, triple	80 mΩ, quad	80 mΩ,	quad	
80 mΩ, single	TPS2014 TPS2015 TPS2041B TPS2051B TPS2045 TPS2055 TPS2061 TPS2065	600 mA 1 A 500 mA 500 mA 250 mA 250 mA 1 A	260 mΩ IN1 OUT 1.3 Ω	TPS2100/1 IN1 500 mA IN2 10 mA TPS2102/3/4/5 IN1 500 mA IN2 100 mA	TPS2080 500 mA TPS2081 500 mA TPS2082 500 mA TPS2090 250 mA TPS2091 250 mA TPS2092 250 mA	TPS2043B 500 mA TPS2053B 500 mA TPS2047 250 mA TPS2057 250 mA	TPS2044B 500 mA TPS2054B 500 mA TPS2048 250 mA TPS2058 250 mA	TPS2085 TPS2086 TPS2087 TPS2095 TPS2096 TPS2097	500 mA 500 mA 500 mA 250 mA 250 mA 250 mA	



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SLVS514C-APRIL 2004-REVISED AUGUST 2004





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

AVAILABLE OPTION AND ORDERING INFORMATION

		RECOMMENDED	TYPICAL		PACKAGED DEVICES ⁽¹⁾		
T _A	ENABLE	MAXIMUM CONTINUOUS LOAD CURRENT	SHORT-CIRCUIT CURRENT LIMIT AT 25°c	NUMBER OF SWITCHES	MSOP (DGN)	SOIC (D)	
	Active low		1 A	Single	TPS2041BDGN	TPS2041BD	
	Active high			Single	TPS2051BDGN	TPS2051BD	
	Active low			Dual	TPS2042BDGN	TPS2042BD	
-40°C to 85°C	Active high	0.5 A		Dual	TPS2052BDGN	TPS2052BD	
-40°C 10 85°C	Active low	0.5 A		Triple		TPS2043BD	
	Active high			Triple		TPS2053BD	
	Active low	Active low		Quad		TPS2044BD	
	Active high			Quad		TPS2054BD	

⁽¹⁾ The package is available taped and reeled. Add an R suffix to device types (e.g., TPS2042BDR)

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted(1)

		UNIT
Input voltage range, V _{I(IN)} , V _{I(INx)} (2)	-0.3 V to 6 V	
Output voltage range, V _{O(OUT)} , V _{O(OUTx)} (2)		-0.3 V to 6 V
Input voltage range, V _{I(/EN)} , V _{I(/ENx)} , V _{I(EN)} , V	$J_{I(ENx)}$	-0.3 V to 6 V
Voltage range, V _{I(/OC)} , V _{I(/OCx)}		-0.3 V to 6 V
Continuous output current, I _{O(OUT)} , I _{O(OUTx)}	Internally limited	
Continuous total power dissipation		See Dissipation Rating Table
Operating virtual junction temperature range	e, T _J	-40°C to 125°C
Storage temperature range, T _{stg}		-65°C to 150°C
Lead temperature soldering 1,6 mm (1/16 in	260°C	
Floatrostatic discharge (FCD) protection	Human body model MIL-STD-883C	2 kV
Electrostatic discharge (ESD) protection	Charge device model (CDM)	500 V

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

DISSIPATING RATING TABLE

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING
DGN-8	1712.3 mW	17.123 mW/°C	941.78 mW	684.93 mW
D-8	585.82 mW	5.8582 mW/°C	322.20 mW	234.32 mW
D-16	898.47 mW	8.9847 mW	494.15 mW	359.38 mW

⁽²⁾ All voltages are with respect to GND.



RECOMMENDED OPERATING CONDITIONS

	MIN	MAX	UNIT
Input voltage, V _{I(IN)} , V _{I(INx)}	2.7	5.5	V
Input voltage, V _{I(/EN)} , V _{I(/ENx)} , V _{I(EN)} , V _{I(ENx)}	0	5.5	V
Continuous output current, I _{O(OUT)} , I _{O(OUTx)}	0	1	Α
Operating virtual junction temperature, T _J	-40	125	°C

ELECTRICAL CHARACTERISTICS

TRUMENTS

over recommended operating junction temperature range, $V_{I(IN)} = 5.5 \text{ V}$, $I_O = 0.5 \text{ A}$, $V_{I(/ENx)} = 0 \text{ V}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS ⁽¹⁾				TYP	MAX	UNIT
POWE	R SWITCH							
r	Static drain-source on-state resistance, 5-V operation and 3.3-V operation	$V_{I(IN)} = 5 \text{ V or } 3.3 \text{ V},$	I _O = 0.5 A	-40°C ≤ T _J ≤ 125°C		70	135	mΩ
r _{DS(on)}	Static drain-source on-state resistance, 2.7-V operation (2)	$V_{I(IN)} = 2.7 \text{ V},$	I _O = 0.5 A	-40°C ≤ T _J ≤ 125°C		75	150	mΩ
t _r ⁽²⁾	Rise time, output	$V_{I(IN)} = 5.5 \text{ V}$ $V_{I(IN)} = 2.7 \text{ V}$	C ₁ = 1 μF,	T - 25°C		0.6	1.5	ms
t _f (2)	Fall time, output	$V_{I(IN)} = 5.5 \text{ V}$ $V_{I(IN)} = 2.7 \text{ V}$	$R_L^2 = 10 \Omega$	T _J = 25°C	0.05		0.5 0.5	1115
ENABL	E INPUT EN AND ENX			•				
V_{IH}	High-level input voltage	$2.7 \text{ V} \le V_{I(IN)} \le 5.5 \text{ V}$			2			V
V_{IL}	Low-level input voltage	$2.7 \text{ V} \le V_{I(IN)} \le 5.5 \text{ V}$					0.8	V
I	Input current	$V_{I(/ENx)} = 0 \text{ V or } 5.5 \text{ V}$			-0.5		0.5	μA
$t_{on}^{(2)}$	Turnon time	$C_L = 100 \mu F, R_L = 10$	$C_L = 100 \mu F, R_L = 10 \Omega$				3	mo
t _{off} (2)	Turnoff time	$C_L = 100 \mu F, R_L = 10 \Omega$					10	ms
CURRE	ENT LIMIT							
Ios	Short-circuit output current $V_{I(IN)} = 5 \text{ V}$, OUT connected to GND, device enabled into short-circuit				0.7	1.0	1.3	Α
SUPPL	Y CURRENT (TPS2041B, TPS	S2051B)						
Cupply	current, low-level output	No load on OUT, $V_{I(/ENx)} = 5.5 \text{ V}$, or $V_{I(ENx)} = 0 \text{ V}$		$T_J = 25^{\circ}C$		0.5	1	
Supply	current, low-level output			$-40^{\circ}\text{C} \le \text{T}_{\text{J}} \le 125^{\circ}\text{C}$		0.5	5	μA
Cupply	ourrent high level output	No load on OUT, V _{I(/E}	$N_{(X)} = 0 V,$	T _J = 25°C		43	60	
Supply	current, high-level output	or $V_{I(ENx)} = 5.5 \text{ V}$		$-40^{\circ}C \le T_{J} \le 125^{\circ}C$		43	70	μA
Leakage current OUT or V ₁		OUT connected to ground, $V_{I(ENx)} = 5.5 \text{ V}$, or $V_{I(ENx)} = 0 \text{ V}$		$-40^{\circ}\text{C} \le \text{T}_{\text{J}} \le 125^{\circ}\text{C}$		1		μΑ
Revers	Reverse leakage current $V_{I(OUTx)} = 5.5 \text{ V}, \text{ IN} = \text{ground}^{(2)}$ $T_J = 25^{\circ}\text{C}$			$T_J = 25^{\circ}C$		0		μA
SUPPL	Y CURRENT (TPS2042B, TPS	S2052B)						
Supply current, low-level output		No lood on OUT V	_ F F \/	T _J = 25°C		0.5	1	
		No load on OUT, $V_{I(/E)}$	$N_{(X)} = 5.5 \text{ V}$	$-40^{\circ}\text{C} \le \text{T}_{\text{J}} \le 125^{\circ}\text{C}$		0.5	5	μA
		No lood on OUT V	0.1/	T _J = 25°C		50	70	
Supply	current, high-level output	No load on OUT, V _{I(/E}	Nx) = U V	-40°C ≤ T _J ≤ 125°C		50	90	μA
Leakag	ge current	OUT connected to gro	ound, V _{I(/ENx)} = 5.5 V	-40°C ≤ T _J ≤ 125°C		1		μΑ
Revers	e leakage current	$V_{I(OUTx)} = 5.5 \text{ V, IN} = 100 \text{ V}$	T _J = 25°C		0.2	•	μΑ	

Pulse-testing techniques maintain junction temperature close to ambient temperature; thermal effects must be taken into account

Not tested in production, specified by design.





over recommended operating junction temperature range, $V_{I(IN)} = 5.5 \text{ V}$, $I_O = 0.5 \text{ A}$, $V_{I(/ENx)} = 0 \text{ V}$ (unless otherwise noted)

PARAMETER	PARAMETER TEST CONDITIONS ⁽¹⁾						
SUPPLY CURRENT (TPS2043B, TP	S2053B)						
Complete summer the land and a stand	T _J = 25°C			0.5	2		
Supply current, low-level output	No load on OUT, $V_{I(ENx)} = 0 \text{ V}$	-40°C ≤ T _J ≤ 125°C		0.5	10	μΑ	
Cupply gurrent high lovel gurrent	No load on OUT V	T _J = 25°C		65	90		
Supply current, high-level output	No load on OUT, $V_{I(ENx)} = 5.5 \text{ V}$	-40°C ≤ T _J ≤ 125°C		65	110	μA	
Leakage current	OUT connected to ground, V _{I(ENx)} = 0 V	-40°C≤ T _J ≤ 125°C		1		μA	
Reverse leakage current	$V_{I(OUTx)} = 5.5 \text{ V}, INx = ground^{(3)}$	T _J = 25°C		0.2		μA	
SUPPLY CURRENT (TPS2044B, TP	S2054B)	,					
Supply current, low-level output	No load on OUT, $V_{I/(FNx)} = 5.5 \text{ V}$,	T _J = 25°C		0.5	2	— uA ∣	
Supply current, low-level output	No load on OUT, $V_{I(ENx)} = 5.5 \text{ V}$, or $V_{I(ENx)} = 0 \text{ V}$	$-40^{\circ}\text{C} \le \text{T}_{\text{J}} \le 125^{\circ}\text{C}$		0.5	10		
Supply ourrent high level output	No load on OUT, $V_{I(/ENx)} = 0 \text{ V}$,	T _J = 25°C		75	110		
Supply current, high-level output	or $V_{I(ENx)} = 5.5 \text{ V}$	$-40^{\circ}\text{C} \le \text{T}_{\text{J}} \le 125^{\circ}\text{C}$		75	140	μA	
Leakage current	OUT connected to ground, $V_{I(/ENx)} = 5.5 \text{ V}$, or $V_{I(ENx)} = 0 \text{ V}$ $-40^{\circ}\text{C} \le T_{J} \le 125^{\circ}\text{C}$			1		μΑ	
Reverse leakage current	$V_{I(OUTx)} = 5.5 \text{ V}, INx = ground^{(3)}$	T _J = 25°C		0.2		μA	
UNDERVOLTAGE LOCKOUT							
Low-level input voltage, IN, INx			2		2.5	V	
Hysteresis, IN, INx	$T_J = 25^{\circ}C$			75		mV	
OVERCURRENT OC and OCx							
Output low voltage, V _{OL(/OCx)}	$I_{O(/OCx)} = 5 \text{ mA}$				0.4	V	
Off-state current ⁽³⁾	$V_{O(/OCx)} = 5 \text{ V or } 3.3 \text{ V}$			1	μΑ		
OC deglitch ⁽³⁾	OCx assertion or deassertion	4	8	15	ms		
THERMAL SHUTDOWN (4)							
Thermal shutdown threshold ⁽³⁾			135			°C	
Recovery from thermal shutdown ⁽³⁾			125			°C	
Hysteresis (3)				10		°C	

Not tested in production, specified by design. The thermal shutdown only reacts under overcurrent conditions.




SLVS514C-APRIL 2004-REVISED AUGUST 2004

DEVICE INFORMATION

Terminal Functions (TPS2041B and TPS2051B)

TERMINAL		1/0	DESCRIPTION		
NAME	TPS2041B	TPS2051B	I/O	DESCRIPTION	
EN	4	-	I	Enable input, logic low turns on power switch	
EN	-	4	I	Enable input, logic high turns on power switch	
GND	1	1		Ground	
IN	2, 3	2, 3	I	Input voltage	
oc	5	5	0	Overcurrent open-drain output, active-low	
OUT	6, 7, 8	6, 7, 8	0	Power-switch output	

Functional Block Diagram (TPS2041B and TPS2051B)



Note A: Current sense


Note B: Active low (EN) for TPS2041B; Active high (EN) for TPS2051B



Terminal Functions (TPS2042B and TPS2052B)

TERMINAL		1/0	DESCRIPTION			
NAME	TPS2042B	TPS2052B	I/O	DESCRIPTION		
EN1	3	-	I	Enable input, logic low turns on power switch IN-OUT1		
EN2	4	-	I	Enable input, logic low turns on power switch IN-OUT2		
EN1	-	3	I	Enable input, logic high turns on power switch IN-OUT1		
EN2	-	4	I	Enable input, logic high turns on power switch IN-OUT2		
GND	1	1		Ground		
IN	2	2	I	Input voltage		
OC1	8	8	0	Overcurrent, open-drain output, active low, IN-OUT1		
OC2	5	5	0	Overcurrent, open-drain output, active low, IN-OUT2		
OUT1	7	7	0	Power-switch output, IN-OUT1		
OUT2	6	6	0	Power-switch output, IN-OUT2		

Functional Block Diagram (TPS2042B and TPS2052B)



Note A: Current sense

Note B: Active low $(\overline{\text{ENx}})$ for TPS2042B; Active high (ENx) for TPS2052B




SLVS514C-APRIL 2004-REVISED AUGUST 2004

Terminal Functions (TPS2043B and TPS2053B)

TERMINAL		I/O	DESCRIPTION			
NAME	TPS2043B	TPS2053B	1/0	DESCRIPTION		
EN1	3		ı	Enable input, logic low turns on power switch IN1-OUT1		
EN2	4		I	Enable input, logic low turns on power switch IN1-OUT2		
EN3	7		I	Enable input, logic low turns on power switch IN2-OUT3		
EN1		3	I	Enable input, logic high turns on power switch IN1-OUT1		
EN2		4	I	Enable input, logic high turns on power switch IN1-OUT2		
EN3		7	ı	Enable input, logic high turns on power switch IN2-OUT3		
GND	1, 5	1, 5		Ground		
IN1	2	2	I	Input voltage for OUT1 and OUT2		
IN2	6	6	I	Input voltage for OUT3		
NC	8, 9, 10	8, 9, 10		No connection		
OC1	16	16	0	Overcurrent, open-drain output, active low, IN1-OUT1		
OC2	13	13	0	Overcurrent, open-drain output, active low, IN1-OUT2		
OC3	12	12	0	Overcurrent, open-drain output, active low, IN2-OUT3		
OUT1	15	15	0	Power-switch output, IN1-OUT1		
OUT2	14	14	0	Power-switch output, IN1-OUT2		
OUT3	11	11	0	Power-switch output, IN2-OUT3		



Functional Block Diagram (TPS2043B and TPS2053B)



Note A: Current sense

Note B: Active low ($\overline{\text{ENx}}$) for TPS2043B; Active high (ENx) for TPS2053B




SLVS514C-APRIL 2004-REVISED AUGUST 2004

Terminal Functions (TPS2044B and TPS2054B)

TERMINAL		VO	DESCRIPTION	
NAME	TPS2044B	TPS2054B	1/0	DESCRIPTION
EN1	3	-	I	Enable input, logic low turns on power switch IN1-OUT1
EN2	4	-	I	Enable input, logic low turns on power switch IN1-OUT2
EN3	7	-	I	Enable input, logic low turns on power switch IN2-OUT3
EN4	8	-	I	Enable input, logic low turns on power switch IN2-OUT4
EN1	ı	3	ļ	Enable input, logic high turns on power switch IN1-OUT1
EN2	•	4	ļ	Enable input, logic high turns on power switch IN1-OUT2
EN3		7	I	Enable input, logic high turns on power switch IN2-OUT3
EN4		8	I	Enable input, logic high turns on power switch IN2-OUT4
GND	1, 5	1, 5		Ground
IN1	2	2	ļ	Input voltage for OUT1 and OUT2
IN2	6	6	ļ	Input voltage for OUT3 and OUT4
OC1	16	16	0	Overcurrent, open-drain output, active low, IN1-OUT1
OC2	13	13	0	Overcurrent, open-drain output, active low, IN1-OUT2
OC3	12	12	0	Overcurrent, open-drain output, active low, IN2-OUT3
OC4	9	9	0	Overcurrent, open-drain output, active low, IN2-OUT4
OUT1	15	15	0	Power-switch output, IN1-OUT1
OUT2	14	14	0	Power-switch output, IN1-OUT2
OUT3	11	11	0	Power-switch output, IN2-OUT3
OUT4	10	10	0	Power-switch output, IN2-OUT4



Functional Block Diagram (TPS2044B and TPS2054B)




Note A: Current sense

Note B: Active low (ENx) for TPS2044B; Active high (ENx) for TPS2054B



PARAMETER MEASUREMENT INFORMATION



VOLTAGE WAVEFORMS

Figure 1. Test Circuit and Voltage Waveforms




Figure 2. Turnon Delay and Rise Time With 1-µF Load

Figure 3. Turnoff Delay and Fall Time With 1-µF Load



PARAMETER MEASUREMENT INFORMATION (continued)




Figure 4. Turnon Delay and Rise Time With 100-µF Load




Figure 5. Turnoff Delay and Fall Time With 100-µF Load




Figure 6. Short-Circuit Current, Device Enabled Into Short





Figure 7. Inrush Current With Different Load Capacitance





PARAMETER MEASUREMENT INFORMATION (continued)





Figure 8. 3- Ω Load Connected to Enabled Device

Figure 9. 2- Ω Load Connected to Enabled Device



TYPICAL CHARACTERISTICS










Figure 14.

TPS2043B/TPS2053B SUPPLY CURRENT, OUTPUT ENABLED vs JUNCTION TEMPERATURE




Figure 16.

TPS2042B/TPS2052B SUPPLY CURRENT, OUTPUT ENABLED vs JUNCTION TEMPERATURE




Figure 15.

TPS2044B/2054B SUPPLY CURRENT, OUTPUT ENABLED vs JUNCTION TEMPERATURE




Figure 17.



TPS2041B/2051B SUPPLY CURRENT, OUTPUT DISABLED vs JUNCTION TEMPERATURE





Figure 18.



TPS2042B/TPS2052B SUPPLY CURRENT, OUTPUT DISABLED

Figure 19.

TPS2043B/TPS2053B SUPPLY CURRENT, OUTPUT DISABLED vs JUNCTION TEMPERATURE




Figure 20.

TPS2044B/2054B SUPPLY CURRENT, OUTPUT DISABLED vs JUNCTION TEMPERATURE




Figure 21.



STATIC DRAIN-SOURCE ON-STATE RESISTANCE vs JUNCTION TEMPERATURE





Figure 22.

THRESHOLD TRIP CURRENT



SHORT-CIRCUIT OUTPUT CURRENT vs JUNCTION TEMPERATURE




Figure 23.

THRESHOLD TRIP CURRENT vs INPUT VOLTAGE






Figure 25.











APPLICATION INFORMATION

POWER-SUPPLY CONSIDERATIONS




Figure 28. Typical Application (Example, TPS2042B)

A 0.01-µF to 0.1-µF ceramic bypass capacitor between IN and GND, close to the device, is recommended. Placing a high-value electrolytic capacitor on the output pin(s) is recommended when the output load is heavy. This precaution reduces power-supply transients that may cause ringing on the input. Additionally, bypassing the output with a 0.01-µF to 0.1-µF ceramic capacitor improves the immunity of the device to short-circuit transients.

OVERCURRENT

A sense FET is employed to check for overcurrent conditions. Unlike current-sense resistors, sense FETs do not increase the series resistance of the current path. When an overcurrent condition is detected, the device maintains a constant output current and reduces the output voltage accordingly. Complete shutdown occurs only if the fault is present long enough to activate thermal limiting.

Three possible overload conditions can occur. In the first condition, the output has been shorted before the device is enabled or before $V_{I(IN)}$ has been applied (see Figure 14 through Figure 17). The TPS204xB/TPS205xB senses the short and immediately switches into a constant-current output.

In the second condition, a short or an overload occurs while the device is enabled. At the instant the overload occurs, high currents may flow for a short period of time before the current-limit circuit can react. After the current-limit circuit has tripped (reached the overcurrent trip threshold), the device switches into constant-current mode.

In the third condition, the load has been gradually increased beyond the recommended operating current. The current is permitted to rise until the current-limit threshold is reached or until the thermal limit of the device is exceeded (see Figure 18 through Figure 21). The TPS204xB/TPS205xB is capable of delivering current up to the current-limit threshold without damaging the device. Once the threshold has been reached, the device switches into its constant-current mode.

OC RESPONSE

The $\overline{\text{OCx}}$ open-drain output is asserted (active low) when an overcurrent or overtemperature shutdown condition is encountered after a 10-ms deglitch timeout. The output remains asserted until the overcurrent or overtemperature condition is removed. Connecting a heavy capacitive load to an enabled device can cause a momentary overcurrent condition; however, no false reporting on $\overline{\text{OCx}}$ occurs due to the 10-ms deglitch circuit. The TPS204xB/TPS205xB is designed to eliminate false overcurrent reporting. The internal overcurrent deglitch eliminates the need for external components to remove unwanted pulses. $\overline{\text{OCx}}$ is not deglitched when the switch is turned off due to an overtemperature shutdown.




Figure 29. Typical Circuit for the OC Pin (Example, TPS2042B)

POWER DISSIPATION AND JUNCTION TEMPERATURE

The low on-resistance on the N-channel MOSFET allows the small surface-mount packages to pass large currents. The thermal resistances of these packages are high compared to those of power packages; it is good design practice to check power dissipation and junction temperature. Begin by determining the $r_{DS(on)}$ of the N-channel MOSFET relative to the input voltage and operating temperature. As an initial estimate, use the highest operating ambient temperature of interest and read $r_{DS(on)}$ from Figure 22. Using this value, the power dissipation per switch can be calculated by:

•
$$P_D = r_{DS(on)} \times I^2$$

Multiply this number by the number of switches being used. This step renders the total power dissipation from the N-channel MOSFETs.

Finally, calculate the junction temperature:

•
$$T_J = P_D \times R_{\Theta JA} + T_A$$

Where:

- T_A= Ambient temperature °C
- R_{⊙JA} = Thermal resistance
- P_D = Total power dissipation based on number of switches being used.

Compare the calculated junction temperature with the initial estimate. If they do not agree within a few degrees, repeat the calculation, using the calculated value as the new estimate. Two or three iterations are generally sufficient to get a reasonable answer.

THERMAL PROTECTION

Thermal protection prevents damage to the IC when heavy-overload or short-circuit faults are present for extended periods of time. The TPS204xB/TPS205xB implements a thermal sensing to monitor the operating junction temperature of the power distribution switch. In an overcurrent or short-circuit condition, the junction temperature rises due to excessive power dissipation. Once the die temperature rises to approximately 140° C due to overcurrent conditions, the internal thermal sense circuitry turns the power switch off, thus preventing the power switch from damage. Hysteresis is built into the thermal sense circuit, and after the device has cooled approximately 10° C, the switch turns back on. The switch continues to cycle in this manner until the load fault or input power is removed. The \overline{OCx} open-drain output is asserted (active low) when an overtemperature shutdown or overcurrent occurs.

UNDERVOLTAGE LOCKOUT (UVLO)

An undervoltage lockout ensures that the power switch is in the off state at power up. Whenever the input voltage falls below approximately 2 V, the power switch is quickly turned off. This facilitates the design of hot-insertion systems where it is not possible to turn off the power switch before input power is removed. The UVLO also keeps the switch from being turned on until the power supply has reached at least 2 V, even if the switch is enabled. On reinsertion, the power switch is turned on, with a controlled rise time to reduce EMI and voltage overshoots.





APPLICATION INFORMATION (continued) UNIVERSAL SERIAL BUS (USB) APPLICATIONS

The universal serial bus (USB) interface is a 12-Mb/s, or 1.5-Mb/s, multiplexed serial bus designed for low-to-medium bandwidth PC peripherals (e.g., keyboards, printers, scanners, and mice). The four-wire USB interface is conceived for dynamic attach-detach (hot plug-unplug) of peripherals. Two lines are provided for differential data, and two lines are provided for 5-V power distribution.

USB data is a 3.3-V level signal, but power is distributed at 5 V to allow for voltage drops in cases where power is distributed through more than one hub across long cables. Each function must provide its own regulated 3.3 V from the 5-V input or its own internal power supply.

The USB specification defines the following five classes of devices, each differentiated by power-consumption requirements:

- Hosts/self-powered hubs (SPH)
- Bus-powered hubs (BPH)
- Low-power, bus-powered functions
- High-power, bus-powered functions
- Self-powered functions

Self-powered and bus-powered hubs distribute data and power to downstream functions. The TPS204xB/TPS205xB can provide-power distribution solutions to many of these classes of devices.

HOST/SELF-POWERED AND BUS-POWERED HUBS

Hosts and self-powered hubs have a local power supply that powers the embedded functions and the downstream ports (see Figure 30 and Figure 31). This power supply must provide from 5.25 V to 4.75 V to the board side of the downstream connection under full-load and no-load conditions. Hosts and SPHs are required to have current-limit protection and must report overcurrent conditions to the USB controller. Typical SPHs are desktop PCs, monitors, printers, and stand-alone hubs.




Figure 30. Typical One-Port USB Host / Self-Powered Hub






Figure 31. Typical Four-Port USB Host / Self-Powered Hub

Bus-powered hubs obtain all power from upstream ports and often contain an embedded function. The hubs are required to power up with less than one unit load. The BPH usually has one embedded function, and power is always available to the controller of the hub. If the embedded function and hub require more than 100 mA on power up, the power to the embedded function may need to be kept off until enumeration is completed. This can be accomplished by removing power or by shutting off the clock to the embedded function. Power switching the embedded function is not necessary if the aggregate power draw for the function and controller is less than one unit load. The total current drawn by the bus-powered device is the sum of the current to the controller, the embedded function, and the downstream ports, and it is limited to 500 mA from an upstream port.

LOW-POWER BUS-POWERED AND HIGH-POWER BUS-POWERED FUNCTIONS

Both low-power and high-power bus-powered functions obtain all power from upstream ports; low-power functions always draw less than 100 mA; high-power functions must draw less than 100 mA at power up and can draw up to 500 mA after enumeration. If the load of the function is more than the parallel combination of 44 Ω and 10 μ F at power up, the device must implement inrush current limiting (see Figure 32).






Figure 32. High-Power Bus-Powered Function (Example, TPS2042B)


USB POWER-DISTRIBUTION REQUIREMENTS

USB can be implemented in several ways, and, regardless of the type of USB device being developed, several power-distribution features must be implemented.

- Hosts/self-powered hubs must:
 - Current-limit downstream ports
 - Report overcurrent conditions on USB V_{RUS}
- Bus-powered hubs must:
 - Enable/disable power to downstream ports
 - Power up at <100 mA
 - Limit inrush current (<44 Ω and 10 μ F)
- · Functions must:
 - Limit inrush currents
 - Power up at <100 mA

The feature set of the TPS204xB/TPS205xB allows them to meet each of these requirements. The integrated current-limiting and overcurrent reporting is required by hosts and self-powered hubs. The logic-level enable and controlled rise times meet the need of both input and output ports on bus-powered hubs, as well as the input ports for bus-powered functions (see Figure 33 through Figure 36).





 $^{^\}dagger$ USB rev 1.1 requires 120 μ F per hub.

Figure 33. Hybrid Self / Bus-Powered Hub Implementation, TPS2041B/TPS2051B







Figure 34. Hybrid Self / Bus-Powered Hub Implementation, TPS2042B/TPS2052B





 $^{^\}dagger$ USB rev 1.1 requires 120 μF per hub.

Figure 35. Hybrid Self / Bus-Powered Hub Implementation, TPS2043B/TPS2053B






Figure 36. Hybrid Self / Bus-Powered Hub Implementation, TPS2044B/TPS2054B



GENERIC HOT-PLUG APPLICATIONS

In many applications it may be necessary to remove modules or pc boards while the main unit is still operating. These are considered hot-plug applications. Such implementations require the control of current surges seen by the main power supply and the card being inserted. The most effective way to control these surges is to limit and slowly ramp the current and voltage being applied to the card, similar to the way in which a power supply normally turns on. Due to the controlled rise times and fall times of the TPS204xB/TPS205xB, these devices can be used to provide a softer start-up to devices being hot-plugged into a powered system. The UVLO feature of the TPS204xB/TPS205xB also ensures that the switch is off after the card has been removed, and that the switch is off during the next insertion. The UVLO feature insures a soft start with a controlled rise time for every insertion of the card or module.




Figure 37. Typical Hot-Plug Implementation (Example, TPS2042B)

By placing the TPS204xB/TPS205xB between the V_{CC} input and the rest of the circuitry, the input power reaches these devices first after insertion. The typical rise time of the switch is approximately 1 ms, providing a slow voltage ramp at the output of the device. This implementation controls system surge currents and provides a hot-plugging mechanism for any device.

DETAILED DESCRIPTION

Power Switch

The power switch is an N-channel MOSFET with a low on-state resistance. Configured as a high-side switch, the power switch prevents current flow from OUT to IN and IN to OUT when disabled. The power switch supplies a minimum current of 500 mA.

Charge Pump

An internal charge pump supplies power to the driver circuit and provides the necessary voltage to pull the gate of the MOSFET above the source. The charge pump operates from input voltages as low as 2.7 V and requires little supply current.

Driver

The driver controls the gate voltage of the power switch. To limit large current surges and reduce the associated electromagnetic interference (EMI) produced, the driver incorporates circuitry that controls the rise times and fall times of the output voltage.

Enable (ENx)

The logic enable pin disables the power switch and the bias for the charge pump, driver, and other circuitry to reduce the supply current. The supply current is reduced to less than 1 μ A or 2 μ A when a logic high is present on $\overline{\text{EN}}$. A logic zero input on $\overline{\text{EN}}$ restores bias to the drive and control circuits and turns the switch on. The enable input is compatible with both TTL and CMOS logic levels.



SLVS514C-APRIL 2004-REVISED AUGUST 2004

DETAILED DESCRIPTION (continued)

Enable (ENx)

The logic enable disables the power switch and the bias for the charge pump, driver, and other circuitry to reduce the supply current. The supply current is reduced to less than 1 μ A or 2 μ A when a logic low is present on ENx. A logic high input on ENx restores bias to the drive and control circuits and turns the switch on. The enable input is compatible with both TTL and CMOS logic levels.

Overcurrent (OCx)

The \overline{OCx} open-drain output is asserted (active low) when an overcurrent or overtemperature condition is encountered. The output remains asserted until the overcurrent or overtemperature condition is removed. A 10-ms deglitch circuit prevents the \overline{OCx} signal from oscillation or false triggering. If an overtemperature shutdown occurs, the \overline{OCx} is asserted instantaneously.

Current Sense

A sense FET monitors the current supplied to the load. The sense FET measures current more efficiently than conventional resistance methods. When an overload or short circuit is encountered, the current-sense circuitry sends a control signal to the driver. The driver in turn reduces the gate voltage and drives the power FET into its saturation region, which switches the output into a constant-current mode and holds the current constant while varying the voltage on the load.

Thermal Sense

The TPS204xB/TPS205xB implements a thermal sensing to monitor the operating temperature of the power distribution switch. In an overcurrent or short-circuit condition, the junction temperature rises. When the die temperature rises to approximately 140° C due to overcurrent conditions, the internal thermal sense circuitry turns off the switch, thus preventing the device from damage. Hysteresis is built into the thermal sense, and after the device has cooled approximately 10 degrees, the switch turns back on. The switch continues to cycle off and on until the fault is removed. The open-drain false reporting output (\overline{OCx}) is asserted (active low) when an overtemperature shutdown or overcurrent occurs.

Undervoltage Lockout

A voltage sense circuit monitors the input voltage. When the input voltage is below approximately 2 V, a control signal turns off the power switch.




THERMAL INFORMATION

This PowerPAD™ package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. When the thermal pad is soldered directly to the printed circuit board (PCB), the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to a ground plane or special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, *PowerPAD Thermally Enhanced Package*, Texas Instruments Literature No. SLMA002 and Application Brief, *PowerPAD Made Easy*, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: All linear dimensions are in millimeters


PPTD041

Exposed Thermal Pad Dimensions

Top View

DGN (S-PDSO-G8)

PowerPAD™ PLASTIC SMALL-OUTLINE PACKAGE



NOTES:


- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion.
 - D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com https://www.ti.com.
- E. Falls within JEDEC MO-187

PowerPAD is a trademark of Texas Instruments.



D (R-PDSO-G16)

PLASTIC SMALL-OUTLINE PACKAGE




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012 variation AC.



D (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012 variation AA.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated