

Low Quiescent Current, Programmable-Delay Supervisory Circuit

FEATURES

- **Power-On Reset Generator with Adjustable Delay Time: 1.25ms to 10s**
- **Very Low Quiescent Current: 2.4- μ A typ**
- **High Threshold Accuracy: 0.5% typ**
- **Fixed Threshold Voltages from 0.9 V to 5 V and Adjustable Voltage Down to 0.4 V Are Available**
- **Manual Reset ($\overline{\text{MR}}$) Input**
- **Open-Drain $\overline{\text{RESET}}$ Output**
- **Temperature Range: -40°C to 125°C**
- **Small SOT23 Package**

APPLICATIONS

- **DSP or Microcontroller Applications**
- **Notebook/Desktop Computers**
- **PDA's/Hand-Held Products**
- **Portable/Battery-Powered Products**
- **FPGA/ASIC Applications**

DESCRIPTION

The TPS3808xxx family of microprocessor supervisory circuits monitor system voltages from 0.4 V to 5.0 V, asserting an open drain $\overline{\text{RESET}}$ signal when the SENSE voltage drops below a preset threshold or when the manual reset ($\overline{\text{MR}}$) pin drops to a logic low. The $\overline{\text{RESET}}$ output remains low for the user adjustable delay time after the SENSE voltage and manual reset ($\overline{\text{MR}}$) return above their thresholds.

The TPS3808 uses a precision reference to achieve 0.5% threshold accuracy for $V_{IT} \leq 3.3\text{V}$. The reset delay time can be set to 20ms by disconnecting the CT pin, 300ms by connecting the CT pin to V_{DD} using a resistor, or can be user-adjusted between 1.25ms and 10s by connecting the CT pin to an external capacitor.

The TPS3808 has a very low typical quiescent current of 2.4 μA so it is well-suited to battery-powered applications. It is available in a small SOT23 package and is fully specified over a temperature range of -40°C to 125°C.




Figure 1. Typical Application Circuit



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ORDERING INFORMATION

PRODUCT	NOMINAL SUPPLY VOLTAGE ⁽¹⁾	THRESHOLD VOLTAGE (V_{IT})	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER	TRANSPORT MEDIA, QUANTITY
TPS3808G801 ⁽²⁾	Adjustable	0.405V	-40°C to +125°C	AVW	TPS3808G01DBVT	Tape and Reel, 250
					TPS3808G01DBVR	Tape and Reel, 3000
TPS3808G09	0.9V	0.84V	-40°C to +125°C	AVV	TPS3808G09DBVT	Tape and Reel, 250
					TPS3808G09DBVR	Tape and Reel, 3000
TPS3808G12	1.2V	1.12V	-40°C to +125°C	AVY	TPS3808G12DBVT	Tape and Reel, 250
					TPS3808G12DBVR	Tape and Reel, 3000
TPS3808G15	1.5V	1.40V	-40°C to +125°C	AVS	TPS3808G15DBVT	Tape and Reel, 250
					TPS3808G15DBVR	Tape and Reel, 3000
TPS3808G18	1.8V	1.67V	-40°C to +125°C	AVR	TPS3808G18DBVT	Tape and Reel, 250
					TPS3808G18DBVR	Tape and Reel, 3000
TPS3808G25	2.5V	2.33V	-40°C to +125°C	AVQ	TPS3808G25DBVT	Tape and Reel, 250
					TPS3808G25DBVR	Tape and Reel, 3000
TPS3808G30	3.0V	2.79V	-40°C to +125°C	AVP	TPS3808G30DBVT	Tape and Reel, 250
					TPS3808G30DBVR	Tape and Reel, 3000
TPS3808G33	3.3V	3.07V	-40°C to +125°C	AVO	TPS3808G33DBVT	Tape and Reel, 250
					TPS3808G33DBVR	Tape and Reel, 3000
TPS3808G50	5.0V	4.65V	-40°C to +125°C	AVN	TPS3808G50DBVT	Tape and Reel, 250
					TPS3808G50DBVR	Tape and Reel, 3000

(1) Custom threshold voltages from 0.82 V to 3.3 V, 4.4 V to 5.0 V are available on a quick-turn basis for fast prototyping. Minimum order quantities apply. Contact factory for details and availability.

(2) Available July, 2004.

ABSOLUTE MAXIMUM RATINGS

over operating junction temperature range (unless otherwise noted)⁽¹⁾

	TPS3808	UNIT
Input voltage range, V_{DD}	-0.3 to 7.0	V
CT voltage range, V_{CT}	-0.3 to $V_{DD} + 0.3$	V
Other voltage ranges: V_{RESET} , V_{MR} , V_{SENSE}	-0.3 to 7	V
\overline{RESET} pin current	5	mA
Operating junction temperature range, T_J ⁽²⁾	-40 to +150	°C
Storage temperature range, T_{STG}	-65 to +150	°C
ESD rating, HBM	2	kV
ESD rating, CDM	500	V

(1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under the Electrical Characteristics is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

(2) Due to the low dissipated power in this device, it is assumed that $T_J = T_A$.

ELECTRICAL CHARACTERISTICS

$1.8\text{ V} \leq V_{DD} \leq 6.5\text{ V}$, $R_{LRESET} = 100\text{ k}\Omega$, $C_{LRESET} = 50\text{ pF}$, over operating temperature range ($T_J = -40^\circ\text{C}$ to $+125^\circ\text{C}$), unless otherwise noted. Typical values are at $T_J = 25^\circ\text{C}$.

PARAMETER			TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{DD}	Input supply range			1.8		6.5	V
I_{DD}	Supply current (current into V_{DD} pin)		$V_{DD} = 3.3\text{ V}$, $\overline{\text{RESET}}$ not asserted $\overline{\text{MR}}$, $\overline{\text{RESET}}$, CT open		2.4	5.0	μA
			$V_{DD} = 6.5\text{ V}$, $\overline{\text{RESET}}$ not asserted $\overline{\text{MR}}$, $\overline{\text{RESET}}$, CT open		2.7	6.0	μA
V_{OL}	Low-level output voltage		$1.3\text{ V} \leq V_{DD} < 1.8\text{ V}$, $I_{OL} = 0.4\text{ mA}$			0.3	V
			$1.8\text{ V} \leq V_{DD} \leq 6.5\text{ V}$, $I_{OL} = 1.0\text{ mA}$			0.4	V
	Power-up reset voltage ⁽¹⁾		$V_{OL}(\text{max}) = 0.2\text{ V}$, $I_{\overline{\text{RESET}}} = 15\mu\text{A}$			0.8	V
V_{IT}	Negative-going input threshold accuracy	TPS3808G01		-1.0	± 0.5	+1.0	%
		$V_{IT} \leq 3.3\text{ V}$		-1.0	± 0.5	+1.0	
		$3.3\text{ V} < V_{IT} \leq 5.0\text{ V}$		-1.5	± 1.0	+1.5	
V_{hys}	Hysteresis on V_{IT} pin				1.0	1.5	$\%V_{IT}$
$R_{\overline{\text{MR}}}$	$\overline{\text{MR}}$ Internal pull-up resistance			70	90		$\text{k}\Omega$
I_{SENSE}	Input current at SENSE pin	TPS3808G01	$V_{\text{SENSE}} = V_{IT}$	-25		25	nA
		Fixed versions	$V_{\text{SENSE}} = 6.5\text{ V}$		1.7		μA
I_{OH}	$\overline{\text{RESET}}$ leakage current		$V_{\overline{\text{RESET}}} = 6.5\text{ V}$, $\overline{\text{RESET}}$ not asserted			300	nA
C_{IN}	Input capacitance, any pin	CT pin	$V_{IN} = 0\text{ V}$ to V_{DD}		5		pF
		Other pins	$V_{IN} = 0\text{ V}$ to 6.5 V		5		
V_{IL}	$\overline{\text{MR}}$ logic low input			0.3 V_{DD}			V
V_{IH}	$\overline{\text{MR}}$ logic high input				0.7 V_{DD}		
t_w	Maximum transient duration	SENSE	$V_{IH} = 1.05 V_{IT}$, $V_{IL} = 0.95 V_{IT}$		20		μs
		$\overline{\text{MR}}$	$V_{IH} = 0.7 V_{DD}$, $V_{IL} = 0.3 V_{DD}$		0.001		
t_d	$\overline{\text{RESET}}$ delay time	CT = Open	See timing diagram	12	20	28	ms
		CT = V_{DD}		180	300	420	ms
		CT = 100 pF		0.75	1.25	1.75	ms
		CT = 180 nF		0.6	1.0	1.4	s
t_{pHL}	Propagation delay	$\overline{\text{MR}}$ to $\overline{\text{RESET}}$	$V_{IH} = 0.7 V_{DD}$, $V_{IL} = 0.3 V_{DD}$		150		ns
	High to low level $\overline{\text{RESET}}$ delay	SENSE to $\overline{\text{RESET}}$	$V_{IH} = 1.05 V_{IT}$, $V_{IL} = 0.95 V_{IT}$		20		μs
θ_{JA}	Thermal resistance, junction-to-ambient				290		$^\circ\text{C/W}$

(1) The lowest supply voltage (V_{DD}) at which $\overline{\text{RESET}}$ becomes active. $T_{\text{rise}(V_{DD})} \geq 15\text{ }\mu\text{s/V}$.

FUNCTIONAL BLOCK DIAGRAMS





Figure 2. Adjustable and Fixed Voltage Versions

PIN ASSIGNMENTS

DBV PACKAGE
SOT23
(TOP VIEW)



TERMINAL FUNCTIONS

TERMINAL		DESCRIPTION
NAME	SOT23 (DBV) PIN NO.	
RESET	1	RESET is an open drain output that is driven to a low impedance state when RESET is asserted (either the SENSE input is lower than the threshold voltage (V_{IT}) or the MR pin is set to a logic low). RESET will remain low (asserted) for the reset period after both SENSE is above V_{IT} and MR is set to a logic high. A pull-up resistor from 10 kΩ to 1 MΩ should be used on this pin, and allows the reset pin to attain voltages higher than V_{DD} .
GND	2	Ground
MR	3	Driving the manual reset pin (MR) low asserts RESET. MR is internally tied to V_{DD} by a 90 kΩ pull-up resistor.
CT	4	Reset period programming pin. Connecting this pin to V_{DD} through a 40 kΩ to 1 MΩ resistor or leaving it open results in fixed delay times (see Electrical Characteristics). Connecting this pin to a ground referenced capacitor ≥ 100 pF gives a user-programmable delay time. See <i>Selecting The Reset Delay Time</i> in the Device Operation section for more information.
SENSE	5	This pin is connected to the voltage to be monitored. If the voltage at this terminal drops below the threshold voltage V_{IT} , then RESET is asserted.
V_{DD}	6	Supply voltage. It is good analog design practice to place a 0.1 μF ceramic capacitor close to this pin.

TIMING DIAGRAM




Figure 3. TPS3808 Timing Diagram Showing \overline{MR} and SENSE Reset Timing

TRUTH TABLE

\overline{MR}	SENSE > V_{IT}	RESET
L	0	L
L	1	L
H	0	L
H	1	H

TYPICAL CHARACTERISTICS

$$V_{DD} = 3.3 \text{ V}, T_J = 25^\circ\text{C}, R_{LRESET} = 100 \text{ k}\Omega, C_{LRESET} = 50 \text{ pF}$$




Figure 4.




Figure 5.




Figure 6.




Figure 7.

TYPICAL CHARACTERISTICS (continued)

$V_{DD} = 3.3\text{ V}$, $T_J = 25^\circ\text{C}$, $R_{LRESET} = 100\text{ k}\Omega$, $C_{LRESET} = 50\text{ pF}$




Figure 8.




Figure 9.




Figure 10.

DEVICE OPERATION

The TPS3808 microprocessor supervisory product family is designed to assert a $\overline{\text{RESET}}$ signal when either the SENSE pin voltage drops below V_{IT} or the manual reset ($\overline{\text{MR}}$) is driven low. The $\overline{\text{RESET}}$ output remains asserted for a user-adjustable time after both the manual reset ($\overline{\text{MR}}$) and SENSE voltages return above their thresholds. A broad range of voltage threshold and reset delay time adjustments are available, allowing these devices to be used in a wide array of applications. Reset threshold voltages can be factory-set from 0.82 V to 3.3 V or from 4.4 V to 5.0 V, while the TPS3808G01 can be set to any voltage above 0.405 V using an external resistor divider. Two preset delay times are also user-selectable: connecting the CT pin to V_{DD} results in a 300ms reset delay, while leaving the CT pin open yields a 20ms reset delay. In addition, connecting a capacitor between CT and GND allows the designer to select any reset delay period from 1.25ms to 10s.

RESET OUTPUT

A typical application of the TPS3808G25 used with the OMAP1510 processor is shown in Figure 11. The open drain $\overline{\text{RESET}}$ output is typically connected to the $\overline{\text{RESET}}$ input of a microprocessor. A pull-up resistor must be used to hold this line high when $\overline{\text{RESET}}$ is not asserted. The $\overline{\text{RESET}}$ output is undefined for voltage below 0.8 V, but this is normally not a problem since most microprocessors do not function below this voltage. $\overline{\text{RESET}}$ remains high (unasserted) as long as SENSE is above its threshold (V_{IT}) and the manual reset ($\overline{\text{MR}}$) is logic high. If either SENSE falls below V_{IT} or $\overline{\text{MR}}$ is driven low, $\overline{\text{RESET}}$ is asserted, driving the $\overline{\text{RESET}}$ pin to a low impedance.




Figure 11. Typical Application of the TPS3808 with an OMAP Processor

Once $\overline{\text{MR}}$ is again logic high and SENSE is above $V_{IT} + V_{hys}$ (the threshold hysteresis), a delay circuit is enabled which holds $\overline{\text{RESET}}$ low for a specified reset delay period. Once the reset delay has expired, the $\overline{\text{RESET}}$ pin goes to a high impedance state. The pull-up resistor from the open drain $\overline{\text{RESET}}$ to the

supply line can be used to allow the reset signal for the microprocessor to have a voltage higher than V_{DD} (up to 6.5 V). The pull-up resistor should be no smaller than 10 kΩ as a result of the finite impedance of the $\overline{\text{RESET}}$ line.

SENSE INPUT

The SENSE input provides a terminal at which any system voltage can be monitored. If the voltage on this pin drops below V_{IT} , then $\overline{\text{RESET}}$ is asserted. The comparator has a built-in hysteresis to ensure smooth $\overline{\text{RESET}}$ assertions and de-assertions.

MANUAL RESET ($\overline{\text{MR}}$) INPUT

The manual reset ($\overline{\text{MR}}$) input allows a processor or other logic circuits to initiate a reset. A logic low (0.3 V_{DD}) on $\overline{\text{MR}}$ causes $\overline{\text{RESET}}$ to assert. After $\overline{\text{MR}}$ returns to a logic high and SENSE is above its reset threshold, $\overline{\text{RESET}}$ is de-asserted after the user defined reset delay expires. Note that $\overline{\text{MR}}$ is internally tied to V_{DD} using a 90 k resistor so this pin can be left unconnected if $\overline{\text{MR}}$ will not be used. Figure 12 shows how $\overline{\text{MR}}$ can be used to monitor multiple system voltages. Note that if the logic signal driving $\overline{\text{MR}}$ does not go fully to V_{DD} , there will be some additional current draw into V_{DD} as a result of the internal pull-up resistor on $\overline{\text{MR}}$. To minimize current draw, a logic-level FET can be used as shown in Figure 13.




Figure 12. Using $\overline{\text{MR}}$ to Monitor Multiple System Voltages




Figure 13. Using an External MOSFET to Minimize I_{DD} When \overline{MR} Signal Does Not Go to V_{DD}

SELECTING THE RESET DELAY TIME

The TPS3808 has three options for setting the \overline{RESET} delay time as shown in Figure 14. Figure 14a shows the configuration for a fixed 300ms typical delay time by tying CT to V_{DD} ; a resistor from 40 k Ω to 1 M Ω must be used. Supply current is not affected by the choice of resistor. Figure 14b shows a fixed 20ms delay time by leaving the CT pin open. Figure 14c shows a ground referenced capacitor connected to CT for a user-defined program time between 1.25ms and 10s.




Figure 14. Configuration Used to Set the \overline{RESET} Delay Time

The capacitor CT should be ≥ 100 pF nominal value in order for the TPS3808xxx to recognize that the capacitor is present. The capacitor value for a given delay time can be calculated using the following equation:

$$C_T \text{ (nF)} = [t_D \text{ (s)} - 0.5 \cdot 10^{-3} \text{ (s)}] \cdot 175 \quad (1)$$


The reset delay time is determined by the time it takes an on-chip precision 220 nA current source to charge the external capacitor to 1.23 V. When a \overline{RESET} is asserted the capacitor is discharged. When the \overline{RESET} conditions are cleared, the internal current source is enabled and begins to charge the external capacitor. When the voltage on this capacitor reaches 1.23 V, \overline{RESET} is de-asserted. Note that a low leakage type capacitor such as a ceramic should be used, and that stray capacitance around this pin may cause errors in the reset delay time.

IMMUNITY TO SENSE PIN VOLTAGE TRANSIENTS


The TPS3808 is relatively immune to short negative transients on the SENSE pin. Sensitivity to transients is dependent on threshold overdrive, as shown in the *Maximum Transient Duration at Sense vs Sense Threshold Overdrive Voltage* graph in the Typical Characteristics section.

DBV (R-PDSO-G6)

PLASTIC SMALL-OUTLINE PACKAGE



4073253-5/H 10/2003

- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion.
 - D. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
 -  Falls within JEDEC MO-178 Variation AB, except minimum lead width.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments
Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated