# S29JL032H

# 32 Megabit (4 M x 8-Bit/2 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Read/Write Flash Memory



ADVANCE INFORMATION

## **Distinctive Characteristics**

## **Architectural Advantages**

#### ■ Simultaneous Read/Write operations

- Data can be continuously read from one bank while executing erase/program functions in another bank.
- Zero latency between read and write operations

#### ■ Multiple Bank architecture

Four bank architectures available (refer to Table 2).

#### ■ Boot Sectors

- Top and bottom boot sectors in the same device
- Any combination of sectors can be erased

## ■ Manufactured on 0.13 µm process technology

# SecSi™ (Secured Silicon) Sector: Extra 256 Byte sector

- Factory locked and identifiable: 16 bytes available for secure, random factory Electronic Serial Number; verifiable as factory locked through autoselect function.
- Customer lockable: One-time programmable only.
   Once locked, data cannot be changed

#### Zero Power Operation

 Sophisticated power management circuits reduce power consumed during inactive periods to nearly zero.

#### Compatible with JEDEC standards

 Pinout and software compatible with single-powersupply flash standard

## **Package options**

■ 48-pin TSOP

#### **Performance Characteristics**

### ■ High performance

- Access time as fast as 55 ns
- Program time: 4 µs/word typical using accelerated programming function

#### ■ Ultra low power consumption (typical values)

- 2 mA active read current at 1 MHz
- 10 mA active read current at 5 MHz
- 200 nA in standby or automatic sleep mode
- Cycling Endurance: 1 million cycles per sector typical
- Data Retention: 20 years typical

#### **Software Features**

#### ■ Supports Common Flash Memory Interface (CFI)

#### ■ Erase Suspend/Erase Resume

 Suspends erase operations to read data from, or program data to, a sector that is not being erased, then resumes the erase operation.

#### ■ Data# Polling and Toggle Bits

 Provides a software method of detecting the status of program or erase cycles

#### **■** Unlock Bypass Program command

 Reduces overall programming time when issuing multiple program command sequences

## **Hardware Features**

#### ■ Ready/Busy# output (RY/BY#)

 Hardware method for detecting program or erase cycle completion

#### ■ Hardware reset pin (RESET#)

 Hardware method of resetting the internal state machine to the read mode

#### ■ WP#/ACC input pin

- Write protect (WP#) function protects the two outermost boot sectors regardless of sector protect status
- Acceleration (ACC) function accelerates program timing

#### Sector protection

- Hardware method to prevent any program or erase operation within a sector
- Temporary Sector Unprotect allows changing data in protected sectors in-system



## **General Description**

The S29JL032H is a 32 megabit, 3.0 volt-only flash memory device, organized as 2,097,152 words of 16 bits each or 4,194,304 bytes of 8 bits each. Word mode data appears on DQ15–DQ0; byte mode data appears on DQ7–DQ0. The device is designed to be programmed in-system with the standard 3.0 volt  $V_{CC}$  supply, and can also be programmed in standard EPROM programmers.

The device is available with an access time of 55, 60, 70, or 90 ns and is offered in a 48-pin TSOP package. Standard control pins—chip enable (CE#), write enable (WE#), and output enable (OE#)—control normal read and write operations, and avoid bus contention issues.

The device requires only a **single 3.0 volt power supply** for both read and write functions. Internally generated and regulated voltages are provided for the program and erase operations.

## Simultaneous Read/Write Operations with Zero Latency

The Simultaneous Read/Write architecture provides **simultaneous operation** by dividing the memory space into separate banks (see Table 2). Sector addresses are fixed, system software can be used to form user-defined bank groups.

During an Erase/Program operation, any of the non-busy banks may be read from. Note that only two banks can operate simultaneously. The device can improve overall system performance by allowing a host system to program or erase in one bank, then immediately and simultaneously read from the other bank, with zero latency. This releases the system from waiting for the completion of program or erase operations.

The S29JL032H can be organized as both a top and bottom boot sector configuration.

#### S29JL032H Features

The **SecSi™** (**Secured Silicon**) **Sector** is an extra 256 byte sector capable of being permanently locked by FASL or customers. The SecSi Customer Indicator Bit (DQ6) is permanently set to 1 if the part has been customer locked, permanently set to 0 if the part has been factory locked, and is 0 if customer lockable. This way, customer lockable parts can never be used to replace a factory locked part.

Factory locked parts provide several options. The SecSi Sector may store a secure, random 16 byte ESN (Electronic Serial Number), customer code (programmed through Spansion programming services), or both. Customer Lockable parts may utilize the SecSi Sector as bonus space, reading and writing like any other flash sector, or may permanently lock their own code there.

**DMS (Data Management Software)** allows systems to easily take advantage of the advanced architecture of the simultaneous read/write product line by allowing removal of EEPROM devices. DMS will also allow the system software to be simplified, as it will perform all functions necessary to modify data in file structures, as opposed to single-byte modifications. To write or update a particular piece of data (a phone number or configuration data, for example), the user only needs to state which piece of data is to be updated, and where the updated data is located in the system. This is an advantage compared to systems where userwritten software must keep track of the old data location, status, logical to physical translation of the data onto the Flash memory device (or memory devices),

#### ADVANCE INFORMATION



and more. Using DMS, user-written software does not need to interface with the Flash memory directly. Instead, the user's software accesses the Flash memory by calling one of only six functions.

The device offers complete compatibility with the **JEDEC 42.4 sin-gle-power-supply Flash command set standard**. Commands are written to the command register using standard microprocessor write timings. Reading data out of the device is similar to reading from other Flash or EPROM devices.

The host system can detect whether a program or erase operation is complete by using the device **status bits:** RY/BY# pin, DQ7 (Data# Polling) and DQ6/DQ2 (toggle bits). After a program or erase cycle has been completed, the device automatically returns to the read mode.

The **sector erase architecture** allows memory sectors to be erased and reprogrammed without affecting the data contents of other sectors. The device is fully erased when shipped from the factory.

**Hardware data protection** measures include a low  $V_{CC}$  detector that automatically inhibits write operations during power transitions. The **hardware sector protection** feature disables both program and erase operations in any combination of the sectors of memory. This can be achieved in-system or via programming equipment.

The device offers two power-saving features. When addresses have been stable for a specified amount of time, the device enters the **automatic sleep mode**. The system can also place the device into the **standby mode**. Power consumption is greatly reduced in both modes.



# **Table Of Contents**

Product Selector Guide	5
Block Diagram	
Connection Diagrams	
Pin Description	
Logic Symbol	
Ordering Information	
Device Bus Operations	
Table 1. S29JL032H Device Bus Operations	
Requirements for Reading Array Data	
Writing Commands/Command Sequences	
Accelerated Program Operation	
Autoselect Functions	
Simultaneous Read/Write Operations with Zero Latency	
Automatic Sleep Mode	
RESET#: Hardware Reset Pin	
Output Disable Mode	
Table 2. S29JL032H Bank Architecture	
Table 3. S29JL032H Sector Addresses - Top Boot Devices	.15
Table 4. S29JL032H Sector Addresses - Bottom Boot Devices	.17
Table 5. S29JL032H Autoselect Codes, (High Voltage Method)	10
Sector/Sector Block Protection and Unprotection	
Table 6. S29JL032H Boot Sector/Sector Block Addresses	. 20
for Protection/Unprotection	20
Table 7. S29JL032H Bottom Boot Sector/Sector Block Address	es
for Protection/Unprotection	
Table 8. WP#/ACC Modes	
Temporary Sector Unprotect	
Figure 1. Temporary Sector Unprotect Operation	
Figure 2. In-System Sector Protect/Unprotect Algorithms	24
SecSi <sup>™</sup> (Secured Silicon) Sector	
Flash Memory Region	
Figure 3. SecSi Sector Protect Verify	
Hardware Data Protection	
Low VCC Write Inhibit	
Write Pulse "Glitch" Protection	
Logical Inhibit	
Power-Up Write Inhibit	. 27
Common Flash Memory Interface (CFI)	.27
Table 9. CFI Query Identification String	.28
Table 10. System Interface String	.28
Table 11. Device Geometry Definition	.29
Table 12. Primary Vendor-Specific Extended Query	
Command Definitions	
Reading Array Data	
Reset Command	
Autoselect Command Sequence	. 32
Enter SecSi™ Sector/Exit SecSi Sector	
Command Sequence	
Byte/Word Program Command Sequence	
Unlock Bypass Command Sequence	33
Figure 4. Program Operation	
Chip Erase Command Sequence	
Sector Erase Command Sequence	35
Figure 5 Frase Operation	36

Erase Suspend/Erase Resume Commands	36
Table 13. S29JL032H Command Definitions	
Write Operation Status	
DQ7: Data# Polling	
Figure 6. Data# Polling Algorithm	
DQ6: Toggle Bit I	4I
Figure 7. Toggle Bit Algorithm	
DQ2: Toggle Bit II	42
Reading Toggle Bits DQ6/DQ2	43
DQ5: Exceeded Timing Limits	43
DQ3: Sector Erase Timer	
Table 14. Write Operation Status	
Absolute Maximum Ratings	
Figure 8. Maximum Negative Overshoot Waveform	
Figure 9. Maximum Positive Overshoot Waveform	
Operating Ranges	
Industrial (I) Devices	
V <sub>CC</sub> Supply Voltages	
DC Characteristics	
CMOS Compatible	46
Figure 10. I <sub>CC1</sub> Current vs. Time (Showing Active and	4 7
Automatic Sleep Currents)	. 47
Test Conditions	
Figure 12. Test Setup	
Key To Switching Waveforms	
Figure 13. Input Waveforms and Measurement Levels	
AC Characteristics	
Read-Only Operations	
Figure 14. Read Operation Timings	
Hardware Reset (RESET#)	
Figure 15. Reset Timings	
Word/Byte Configuration (BYTE#)	
Figure 16. BYTE# Timings for Read Operations	
Figure 17. BYTE# Timings for Write Operations	
Erase and Program Operations	
Figure 18. Program Operation Timings	
Figure 19. Accelerated Program Timing Diagram	
Figure 20. Chip/Sector Erase Operation Timings Figure 21. Back-to-back Read/Write Cycle Timings	
Figure 22. Data# Polling Timings	. ၁၀
(During Embedded Algorithms)	56
Figure 23. Toggle Bit Timings (During Embedded Algorithms)	
Figure 24. DQ2 vs. DQ6	
Temporary Sector Unprotect	
Figure 25. Temporary Sector Unprotect Timing Diagram	
Figure 26. Sector/Sector Block Protect and	
Unprotect Timing Diagram	. 59
Alternate CE# Controlled Erase and Program Operations	
Figure 27. Alternate CE# Controlled Write (Erase/Program)	
Operation Timings	. 61
Erase And Programming Performance	
TSOP Pin Capacitance	
Physical Dimensions	
TS 048—48-Pin Standard TSOP	
Revision Summary	63 64




## **Product Selector Guide**

Part Number		S29JL032H						
Speed Option	Standard Voltage Range: V <sub>CC</sub> = 2.7–3.6 V	55	60	70	90			
Max Access Time (ns)	, t <sub>ACC</sub>	55	60	70	90			
CE# Access (ns), t <sub>CE</sub>		55	60	70	90			
OE# Access (ns), t <sub>OE</sub>		25	25	30	35			

# **Block Diagram**


## 4 Bank Device






# **Block Diagram**

## 2 Bank Device





# **Connection Diagrams**





# **Pin Description**

A20-A0 = 21 Addresses

DQ14–DQ0 = 15 Data Inputs/Outputs (x16-only devices)

DQ15/A-1 = DQ15 (Data Input/Output, word mode), A-1 (LSB

Address Input, byte mode)

CE# = Chip Enable
OE# = Output Enable
WE# = Write Enable

WP#/ACC = Hardware Write Protect/

Acceleration Pin

RESET# = Hardware Reset Pin, Active Low BYTE# = Selects 8-bit or 16-bit mode

RY/BY# = Ready/Busy Output


 $V_{CC}$  = 3.0 volt-only single power supply

(see Product Selector Guide for speed options and voltage supply tolerances)

 $V_{SS}$  = Device Ground

NC = Pin Not Connected Internally

## **Logic Symbol**




**8 \$29]L032H** \$29]L032HA0 May 2I, 2004



# **Ordering Information**

The order number (Valid Combination) is formed by the following:



S29JL032H

3.0 Volt-only, 32 Megabit (2 M  $\times$  16-Bit/4 M  $\times$  8-Bit) Simultaneous Read/Write Flash Memory Manufactured on 130 nm process technology

	S29JL						
<b>Device Family</b>	Speed Option	Package & Temperature	Model Number	Package Type			
			01				
			02				
	55 60 70	TAI TFI	21	0 2 3 - (Note 1)	TS048		
S29JL032H			22			TSOP	
3233203211	90		31		13046	1301	
	(Note 2)		32				
			41				
			42				

#### Note:

- 1. Type 0 is standard. Specify other options as required.
- 2. Consult your local Spansion representative for availability of 55ns speed option.

#### **Valid Combinations**

Valid Combinations list configurations planned to be supported in volume for this device. Consult your local Spansion sales office to confirm availability of specific valid combinations and to check on newly released combinations.



## **Device Bus Operations**

This section describes the requirements and use of the device bus operations, which are initiated through the internal command register. The command register itself does not occupy any addressable memory location. The register is a latch used to store the commands, along with the address and data information needed to execute the command. The contents of the register serve as inputs to the internal state machine. The state machine outputs dictate the function of the device. Table 1 lists the device bus operations, the inputs and control levels they require, and the resulting output. The following subsections describe each of these operations in further detail.

Table 1. S29JL032H Device Bus Operations

							D	Q15-DQ8	
Operation	CE#	OE#	WE#	RESET#	WP#/ACC	Addresses (Note 2)	BYTE# = V <sub>IH</sub>	BYTE# = V <sub>IL</sub>	DQ7-DQ0
Read	L	L	Н	Н	L/H	A <sub>IN</sub>	D <sub>OUT</sub>	DQ14-DQ8 = High-	D <sub>OUT</sub>
Write	L	Н	L	Н	(Note 3)	A <sub>IN</sub>	D <sub>IN</sub>	Z, DQ15 = A-1	D <sub>IN</sub>
Standby	V <sub>CC</sub> ± 0.3 V	Х	Х	V <sub>CC</sub> ± 0.3 V	L/H	Х	High-Z	High-Z	High-Z
Output Disable	L	Н	Н	Н	L/H	Х	High-Z	High-Z	High-Z
Reset	Х	Х	Х	L	L/H	Х	High-Z	High-Z	High-Z
Sector Protect (Note 2)	L	Н	L	V <sub>ID</sub>	L/H	SA, A6 = L, A1 = H, A0 = L	Х	Х	D <sub>IN</sub>
Sector Unprotect (Note 2)	L	Н	L	V <sub>ID</sub>	(Note 3)	SA, A6 = H, A1 = H, A0 = L	Х	Х	D <sub>IN</sub>
Temporary Sector Unprotect	х	Х	Х	V <sub>ID</sub>	(Note 3)	A <sub>IN</sub>	D <sub>IN</sub>	High-Z	D <sub>IN</sub>

**Legend:**  $L = Logic\ Low = V_{IL}$ ,  $H = Logic\ High = V_{IH}$ ,  $V_{ID} = 11.5$ – $12.5\ V$ ,  $V_{HH} = 9.0 \pm 0.5\ V$ ,  $X = Don't\ Care$ ,  $SA = Sector\ Address$ ,  $A_{IN} = Address\ In$ ,  $D_{IN} = Data\ In$ ,  $D_{OUT} = Data\ Out$ 

#### Notes:

- 1. Addresses are A20:A0 in word mode (BYTE# =  $V_{IH}$ ), A20:A-1 in byte mode (BYTE# =  $V_{IL}$ ).
- 2. The sector protect and sector unprotect functions may also be implemented via programming equipment. See the "Sector/Sector Block Protection and Unprotection" section.
- 3. If WP#/ACC =  $V_{IL}$ , the two outermost boot sectors remain protected. If WP#/ACC =  $V_{IH}$ , protection on the two outermost boot sectors depends on whether they were last protected or unprotected using the method described in "Sector/Sector Block Protection and Unprotection". If WP#/ACC =  $V_{HH}$ , all sectors will be unprotected.

**S29]LO32H** S29**]LO32H** S29**]L**032HAO May 2**I**, 2004



## Word/Byte Configuration

The BYTE# pin controls whether the device data I/O pins operate in the byte or word configuration. If the BYTE# pin is set at logic '1', the device is in word configuration, DQ15–DQ0 are active and controlled by CE# and OE#.

If the BYTE# pin is set at logic '0', the device is in byte configuration, and only data I/O pins DQ7–DQ0 are active and controlled by CE# and OE#. The data I/O pins DQ14–DQ8 are tri-stated, and the DQ15 pin is used as an input for the LSB (A-1) address function.

## **Requirements for Reading Array Data**

To read array data from the outputs, the system must drive the CE# and OE# pins to  $V_{IL}$ . CE# is the power control and selects the device. OE# is the output control and gates array data to the output pins. WE# should remain at  $V_{IH}$ . The BYTE# pin determines whether the device outputs array data in words or bytes.

The internal state machine is set for reading array data upon device power-up, or after a hardware reset. This ensures that no spurious alteration of the memory content occurs during the power transition. No command is necessary in this mode to obtain array data. Standard microprocessor read cycles that assert valid addresses on the device address inputs produce valid data on the device data outputs. Each bank remains enabled for read access until the command register contents are altered.

Refer to the AC Read-Only Operations table for timing specifications and to 14 for the timing diagram.  $I_{\text{CC1}}$  in the DC Characteristics table represents the active current specification for reading array data.

## **Writing Commands/Command Sequences**

To write a command or command sequence (which includes programming data to the device and erasing sectors of memory), the system must drive WE# and CE# to  $V_{IL}$ , and OE# to  $V_{IH}$ .

For program operations, the BYTE# pin determines whether the device accepts program data in bytes or words. Refer to "Word/Byte Configuration" for more information.

The device features an **Unlock Bypass** mode to facilitate faster programming. Once a bank enters the Unlock Bypass mode, only two write cycles are required to program a word or byte, instead of four. The "Byte/Word Program Command Sequence" section has details on programming data to the device using both standard and Unlock Bypass command sequences.

An erase operation can erase one sector, multiple sectors, or the entire device. Tables 3 and 4 indicate the address space that each sector occupies. Similarly, a "sector address" is the address bits required to uniquely select a sector. The "Command Definitions" section has details on erasing a sector or the entire chip, or suspending/resuming the erase operation.

The device address space is divided into four banks. A "bank address" is the address bits required to uniquely select a bank.

 $I_{\text{CC2}}$  in the DC Characteristics table represents the active current specification for the write mode. The AC Characteristics section contains timing specification tables and timing diagrams for write operations.



#### **Accelerated Program Operation**

The device offers accelerated program operations through the ACC function. This is one of two functions provided by the WP#/ACC pin. This function is primarily intended to allow faster manufacturing throughput at the factory.

If the system asserts  $V_{HH}$  on this pin, the device automatically enters the aforementioned Unlock Bypass mode, temporarily unprotects any protected sectors, and uses the higher voltage on the pin to reduce the time required for program operations. The system would use a two-cycle program command sequence as required by the Unlock Bypass mode. Removing  $V_{HH}$  from the WP#/ACC pin returns the device to normal operation. Note that  $V_{HH}$  must not be asserted on WP#/ACC for operations other than accelerated programming, or device damage may result. In addition, the WP#/ACC pin must not be left floating or unconnected; inconsistent behavior of the device may result. See "Write Protect (WP#)" on page 22. for related information.

#### **Autoselect Functions**

If the system writes the autoselect command sequence, the device enters the autoselect mode. The system can then read autoselect codes from the internal register (which is separate from the memory array) on DQ15–DQ0. Standard read cycle timings apply in this mode. Refer to the Autoselect Mode and Autoselect Command Sequence sections for more information.

## Simultaneous Read/Write Operations with Zero Latency

This device is capable of reading data from one bank of memory while programming or erasing in the other bank of memory. An erase operation may also be suspended to read from or program to another location within the same bank (except the sector being erased). Figure 21 shows how read and write cycles may be initiated for simultaneous operation with zero latency.  $I_{CC6}$  and  $I_{CC7}$  in the DC Characteristics table represent the current specifications for read-while-program and read-while-erase, respectively.

12 S29JL032H S29JL032H S29JL032HA0 May 2I, 2004



## **Standby Mode**

When the system is not reading or writing to the device, it can place the device in the standby mode. In this mode, current consumption is greatly reduced, and the outputs are placed in the high impedance state, independent of the OE# input.

The device enters the CMOS standby mode when the CE# and RESET# pins are both held at  $V_{CC} \pm 0.3$  V. (Note that this is a more restricted voltage range than  $V_{IH}$ .) If CE# and RESET# are held at  $V_{IH}$ , but not within  $V_{CC} \pm 0.3$  V, the device will be in the standby mode, but the standby current will be greater. The device requires standard access time ( $t_{CE}$ ) for read access when the device is in either of these standby modes, before it is ready to read data.

If the device is deselected during erasure or programming, the device draws active current until the operation is completed.

 $I_{\text{CC3}}$  in the DC Characteristics table represents the standby current specification.

## **Automatic Sleep Mode**

The automatic sleep mode minimizes Flash device energy consumption. The device automatically enables this mode when addresses remain stable for  $t_{ACC}$  + 30 ns. The automatic sleep mode is independent of the CE#, WE#, and OE# control signals. Standard address access timings provide new data when addresses are changed. While in sleep mode, output data is latched and always available to the system.  $I_{CC5}$  in the DC Characteristics table represents the automatic sleep mode current specification.

## **RESET#: Hardware Reset Pin**

The RESET# pin provides a hardware method of resetting the device to reading array data. When the RESET# pin is driven low for at least a period of  $t_{RP}$ , the device immediately terminates any operation in progress, tristates all output pins, and ignores all read/write commands for the duration of the RESET# pulse. The device also resets the internal state machine to reading array data. The operation that was interrupted should be reinitiated once the device is ready to accept another command sequence, to ensure data integrity.

Current is reduced for the duration of the RESET# pulse. When RESET# is held at  $V_{SS}\pm0.3$  V, the device draws CMOS standby current ( $I_{CC4}$ ). If RESET# is held at  $V_{IL}$  but not within  $V_{SS}\pm0.3$  V, the standby current will be greater.

The RESET# pin may be tied to the system reset circuitry. A system reset would thus also reset the Flash memory, enabling the system to read the boot-up firmware from the Flash memory.

If RESET# is asserted during a program or erase operation, the RY/BY# pin remains a "0" (busy) until the internal reset operation is complete, which requires a time of  $t_{READY}$  (during Embedded Algorithms). The system can thus monitor RY/BY# to determine whether the reset operation is complete. If RESET# is asserted when a program or erase operation is not executing (RY/BY# pin is "1"), the reset operation is completed within a time of  $t_{READY}$  (not during Embedded Algorithms). The system can read data  $t_{RH}$  after the RESET# pin returns to  $V_{IH}$ .

Refer to the AC Characteristics tables for RESET# parameters and to 15 for the timing diagram.



# **Output Disable Mode**

When the OE# input is at  $V_{IH^{\dagger}}$  output from the device is disabled. The output pins are placed in the high impedance state.

Table 2. S29JL032H Bank Architecture

Device	В	ank 1	В	ank 2	Ва	ank 3	Bank 4		
Model Numbers	Megabits	Sector Size	Megabits	Sector Size	Megabits	Sector Size	Megabits	Sector Size	
01, 02	4 Mbit	Eight 8 Kbyte/ 4 Kword, seven 64 Kbyte/ 32 Kword	12 Mbit	Twenty-four 64 Kbyte/ 32 Kword	12 Mbit	Twenty-four 64 Kbyte/ 32 Kword	4 Mbit	Eight 64 Kbyte/ 32 Kword	

Device		Bank 1	Bank 2				
Model Numbers	Megabits	Sector Sizes	Megabits	Sector Sizes			
21, 22	4 Mbit	Eight 8 Kbyte/4 Kword, seven 64 Kbyte/32 Kword	28 Mbit	Fifty-six 64 Kbyte/32 Kword			
31, 32	8 Mbit	Eight 8 Kbyte/4 Kword, fifteen 64 Kbyte/32 Kword	24 Mbit	Forty-eight 64 Kbyte/32 Kword			
41, 42	16 Mbit	Eight 8 Kbyte/4 Kword, thirty-one 64 Kbyte/32 Kword	16 Mbit	Thirty-two 64 Kbyte/32 Kword			



Table 3. S29JL032H Sector Addresses - Top Boot Devices

S29JL032H (Model 41)	S29JL032H (Model 31)	S29JL032H (Model 21)	S29JL032H (Model 01)	Sector	Sector Address A20-A12	Sector Size (Kbytes/ Kwords)	(x8) Address Range	(x16) Address Range
				SA0	000000xxx	64/32	000000h-00FFFFh	000000h-07FFFh
				SA1	000001xxx	64/32	010000h-01FFFFh	008000h-0FFFFh
			4	SA2	000010xxx	64/32	020000h-02FFFFh	010000h-17FFFh
				SA3	000011xxx	64/32	030000h-03FFFFh	018000h-01FFFFh
			Bank	SA4	000100xxx	64/32	040000h-04FFFFh	020000h-027FFFh
			ш –	SA5	000101xxx	64/32	050000h-05FFFFh	028000h-02FFFh
				SA6	000110xxx	64/32	060000h-06FFFFh	030000h-037FFFh
				SA7	000111xxx	64/32	070000h-07FFFFh	038000h-03FFFFh
				SA8	001000xxx	64/32	080000h-08FFFFh	040000h-047FFFh
				SA9	001001xxx	64/32	090000h-09FFFFh	048000h-04FFFFh
				SA10	001010xxx	64/32	0A0000h-0AFFFFh	050000h-057FFh
				SA11	001011xxx	64/32	0B0000h-0BFFFFh	058000h-05FFFFh
				SA12	001100xxx	64/32	0C0000h-0CFFFFh	060000h-067FFh
				SA13	001101xxx	64/32	0D0000h-0DFFFFh	068000h-06FFFFh
7	7	7		SA14	001110xxx	64/32	0E0000h-0EFFFFh	070000h-077FFFh
				SA15	001111xxx	64/32	0F0000h-0FFFFFh	078000h-07FFFh
Bank	Bank	Bank		SA16	010000xxx	64/32	100000h-10FFFFh	080000h-087FFFh
				SA17	010001xxx	64/32	110000h-11FFFFh	088000h-08FFFFh
			m	SA18	010010xxx	64/32	120000h-12FFFFh	090000h-097FFh
				SA19	010011xxx	64/32	130000h-13FFFFh	098000h-09FFFFh
			Bank	SA20	010100xxx	64/32	140000h-14FFFFh	0A0000h-0A7FFFh
				SA21	010101xxx	64/32	150000h-15FFFFh	0A8000h-0AFFFFh
				SA22	010110xxx	64/32	160000h-16FFFFh	0B0000h-0B7FFFh
				SA23	010111xxx	64/32	170000h-17FFFFh	0B8000h-0BFFFFh
				SA24	011000xxx	64/32	180000h-18FFFFh	0C0000h-0C7FFFh
				SA25	011001xxx	64/32	190000h-19FFFFh	0C8000h-0CFFFFh
				SA26	011010xxx	64/32	1A0000h-1AFFFFh	0D0000h-0D7FFFh
				SA27	011011xxx	64/32	1B0000h-1BFFFFh	0D8000h-0DFFFFh
				SA28	011100xxx	64/32	1C0000h-1CFFFFh	0E0000h-0E7FFh
				SA29	011101xxx	64/32	1D0000h-1DFFFFh	0E8000h-0EFFFFh
				SA30	011110xxx	64/32	1E0000h-1EFFFFh	0F0000h-0F7FFFh
				SA31	011111xxx	64/32	1F0000h-1FFFFFh	0F8000h-0FFFFFh



Table 3. S29JL032H Sector Addresses - Top Boot Devices (Continued)

S29JL032H (Model 41)	S29JL032H (Model 31)	S29JL032H (Model 21)	S29JL032H (Model 01)	Sector	Sector Address A20-A12	Sector Size (Kbytes/ Kwords)	(x8) Address Range	(x16) Address Range
				SA32	100000xxx	64/32	200000h-20FFFFh	100000h-107FFFh
				SA33	100001xxx	64/32	210000h-21FFFFh	108000h-10FFFFh
				SA34	100010xxx	64/32	220000h-22FFFFh	110000h-117FFFh
				SA35	100011xxx	64/32	230000h-23FFFFh	118000h-11FFFFh
				SA36	100100xxx	64/32	240000h-24FFFFh	120000h-127FFFh
	ď,			SA37	100101xxx	64/32	250000h-25FFFFh	128000h-12FFFFh
	(cont'd)			SA38	100110xxx	64/32	260000h-26FFFFh	130000h-137FFFh
	ی			SA39	100111xxx	64/32	270000h-27FFFh	138000h-13FFFFh
	7			SA40	101000xxx	64/32	280000h-28FFFFh	140000h-147FFFh
	Bank	(a)		SA41	101001xxx	64/32	290000h-29FFFFh	148000h-14FFFFh
	Ba	(cont'd)	7	SA42	101010xxx	64/32	2A0000h-2AFFFFh	150000h-157FFFh
				SA43	101011xxx	64/32	2B0000h-2BFFFFh	158000h-15FFFFh
		7	Bank	SA44	101100xxx	64/32	2C0000h-2CFFFFh	160000h-167FFh
		Bank		SA45	101101xxx	64/32	2D0000h-2DFFFFh	168000h-16FFFFh
		Ä		SA46	101110xxx	64/32	2E0000h-2EFFFFh	170000h-177FFFh
			+	SA47	1011111xxx	64/32	2F0000h-2FFFFFh	178000h-17FFFFh
				SA48	110000xxx	64/32	300000h-30FFFFh	180000h-187FFFh
				SA49	110001xxx	64/32	310000h-31FFFFh	188000h-18FFFFh
X 1			-	SA50	110010xxx	64/32	320000h-32FFFFh	190000h-197FFFh
Bank			-	SA51	110011xxx	64/32	330000h-33FFFFh	198000h-19FFFFh
<b>—</b>			-	SA52 SA53	110100xxx	64/32	340000h-34FFFFh	1A0000h-1A7FFFh
			-	SA53 SA54	110101xxx	64/32	350000h-35FFFFh	1A8000h-1AFFFFh
			-	SA54 SA55	110110xxx 110111xxx	64/32 64/32	360000h-36FFFFh 370000h-37FFFFh	1B0000h-1BFFFFh 1B8000h-1BFFFFh
				SA55	111000xxx	64/32	380000h-38FFFFh	1C0000h-1C7FFFh
				SA57	111000xxx	64/32	390000h-39FFFFh	1C8000h-1CFFFFh
	-			SA58	111010xxx	64/32	3A0000h-3AFFFFh	1D0000h-1DFFFFh
	ank		-	SA59	1110111xxx	64/32	3B0000h-3BFFFFh	1D8000h-1DFFFFh
	Bar			SA60	111100xxx	64/32	3C0000h-3CFFFFh	1E0000h-1E7FFFh
	_			SA61	111101xxx	64/32	3D0000h-3DFFFFh	1E8000h-1EFFFFh
		-	-	SA62	111110xxx	64/32	3E0000h-3EFFFFh	1F0000h-1F7FFFh
			¥	SA63	111111000	8/4	3F0000h-3F1FFFh	1F8000h-1F8FFFh
		Bank	Bank	SA64	111111001	8/4	3F2000h-3F3FFFh	1F9000h-1F9FFFh
			-	SA65	111111010	8/4	3F4000h-3F5FFFh	1FA000h-1FAFFFh
				SA66	111111011	8/4	3F6000h-3F7FFFh	1FB000h-1FBFFFh
				SA67	111111100	8/4	3F8000h-3F9FFFh	1FC000h-1FCFFFh
				SA68	111111101	8/4	3FA000h-3FBFFFh	1FD000h-1FDFFFh
				SA69	111111110	8/4	3FC000h-3FDFFFh	1FE000h-1FEFFFh
L				SA70	111111111	8/4	3FE000h-3FFFFFh	1FF000h-1FFFFFh



Table 4. S29JL032H Sector Addresses - Bottom Boot Devices

S29JL032H (Model 42)	S29JL032H (Model 32)	S29JL032H (Model 22)	S29JL032H (Model 02)	Sector	Sector Address A20-A12	Sector Size (Kbytes/ Kwords)	(x8) Address Range	(x16) Address Range
				SA0	00000000	8/4	000000h-001FFFh	000000h-000FFFh
				SA1	00000001	8/4	002000h-003FFFh	001000h-001FFFh
				SA2	00000010	8/4	004000h-005FFFh	002000h-002FFFh
				SA3	00000011	8/4	006000h-007FFFh	003000h-003FFFh
				SA4	00000100	8/4	008000h-009FFFh	004000h-004FFFh
				SA5	00000101	8/4	00A000h-00BFFFh	005000h-005FFFh
		<b>(1</b>	7	SA6	000000110	8/4	00C000h-00DFFFh	006000h-006FFFh
		Bank	Bank	SA7	000000111	8/4	00E000h-00FFFFh	007000h-007FFFh
		Ä	ĕ	SA8	000001xxx	64/32	010000h-01FFFFh	008000h-00FFFFh
			_	SA9	000010xxx	64/32	020000h-02FFFFh	010000h-017FFh
	× 1		_	SA10	000011xxx	64/32	030000h-03FFFFh	018000h-01FFFFh
	Bank			SA11	000100xxx	64/32	040000h-04FFFFh	020000h-027FFh
	8			SA12	000101xxx	64/32	050000h-05FFFFh	028000h-02FFFFh
				SA13	000110xxx	64/32	060000h-06FFFFh	030000h-037FFFh
				SA14	000111xxx	64/32	070000h-07FFFh	038000h-03FFFFh
				SA15 SA16	001000xxx 001001xxx	64/32 64/32	080000h-08FFFFh	040000h-047FFFh
			_	SA10	001001xxx	64/32	090000h-09FFFFh 0A0000h-0AFFFFh	048000h-04FFFFh 050000h-057FFFh
			_	SA17	001010xxx	64/32	OBOOOOh-OBFFFFh	058000h-057FFFh
1 1				SA19	001011XXX	64/32	0C0000h-0CFFFFh	060000h-067FFFh
Bank				SA17	001100xxx	64/32	0D0000h-0DFFFFh	068000h-06FFFFh
			_	SA21	001101xxx	64/32	0E0000h-0EFFFFh	070000h-077FFFh
				SA22	001110xxx	64/32	0F0000h-0FFFFFh	078000h-07FFFh
				SA23	010000xxx	64/32	100000h-10FFFFh	080000h-087FFFh
			_	SA24	010001xxx	64/32	110000h-11FFFFh	088000h-08FFFFh
				SA25	010010xxx	64/32	120000h-12FFFFh	090000h-097FFFh
		7	2	SA26	010011xxx	64/32	130000h-13FFFFh	098000h-09FFFFh
		Bank	Bank	SA27	010100xxx	64/32	140000h-14FFFFh	0A0000h-0A7FFFh
		Ω	Δ -	SA28	010101xxx	64/32	150000h-15FFFFh	0A8000h-0AFFFFh
				SA29	010110xxx	64/32	160000h-16FFFFh	0B0000h-0B7FFFh
	X			SA30	010111xxx	64/32	170000h-17FFFFh	0B8000h-0BFFFFh
	Bank			SA31	011000xxx	64/32	180000h-18FFFFh	0C0000h-0C7FFFh
	-			SA32	011001xxx	64/32	190000h-19FFFFh	0C8000h-0CFFFFh
				SA33	011010xxx	64/32	1A0000h-1AFFFFh	0D0000h-0D7FFFh
				SA34	011011xxx	64/32	1B0000h-1BFFFFh	0D8000h-0DFFFFh
				SA35	011100xxx	64/32	1C0000h-1CFFFFh	0E0000h-0E7FFh
				SA36	011101xxx	64/32	1D0000h-1DFFFFh	0E8000h-0EFFFFh
				SA37	011110xxx	64/32	1E0000h-1EFFFFh	0F0000h-0F7FFh
				SA38	011111xxx	64/32	1F0000h-1FFFFFh	0F8000h-0FFFFFh



Table 4. S29JL032H Sector Addresses - Bottom Boot Devices (Continued)

S29JL032H (Model 42)	S29JL032H (Model 32)	S29JL032H (Model 22)	S29JL032H (Model 02)	Sector	Sector Address A20-A12	Sector Size (Kbytes/ Kwords)	(x8) Address Range	(x16) Address Range
				SA39	100000xxx	64/32	200000h-20FFFFh	100000h-107FFFh
				SA40	100001xxx	64/32	210000h-21FFFFh	108000h-10FFFFh
				SA41	100010xxx	64/32	220000h-22FFFFh	110000h-117FFFh
				SA42	100011xxx	64/32	230000h-23FFFFh	118000h-11FFFFh
				SA43	100100xxx	64/32	240000h-24FFFFh	120000h-127FFFh
				SA44	100101xxx	64/32	250000h-25FFFFh	128000h-12FFFFh
				SA45	100110xxx	64/32	260000h-26FFFFh	130000h-137FFFh
				SA46	100111xxx	64/32	270000h-27FFFFh	138000h-13FFFFh
				SA47	101000xxx	64/32	280000h-28FFFFh	140000h-147FFFh
				SA48	101001xxx	64/32	290000h-29FFFFh	148000h-14FFFFh
			m	SA49	101010xxx	64/32	2A0000h-2AFFFFh	150000h-157FFFh
				SA50	101011xxx	64/32	2B0000h-2BFFFFh	158000h-15FFFFh
			Bank	SA51	101100xxx	64/32	2C0000h-2CFFFFh	160000h-167FFFh
	(cont'd)	(ð	_	SA52	101101xxx	64/32	2D0000h-2DFFFFh	168000h-16FFFFh
7	, ut	(cont'd)		SA53	101110xxx	64/32	2E0000h-2EFFFFh	170000h-177FFFh
Bank 2	ی	ی		SA54	110111xxx	64/32	2F0000h-2FFFFFh	178000h-17FFFFh
Bar	7	7		SA55	111000xxx	64/32	300000h-30FFFFh	180000h-187FFFh
_	Bank	Bank		SA56	110001xxx	64/32	310000h-31FFFFh	188000h-18FFFFh
	Ba	Ba		SA57	110010xxx	64/32	320000h-32FFFFh	190000h-197FFFh
				SA58	110011xxx	64/32	330000h-33FFFFh	198000h-19FFFFh
				SA59	110100xxx	64/32	340000h-34FFFFh	1A0000h-1A7FFFh
				SA60	110101xxx	64/32	350000h-35FFFFh	1A8000h-1AFFFFh
				SA61	110110xxx	64/32	360000h-36FFFFh	1B0000h-1B7FFFh
				SA62	110111xxx	64/32	370000h-37FFFFh	1B8000h-1BFFFFh
				SA63	111000xxx	64/32	380000h-38FFFFh	1C0000h-1C7FFFh
				SA64	111001xxx	64/32	390000h-39FFFFh	1C8000h-1CFFFFh
			4	SA65	111010xxx	64/32	3A0000h-3AFFFFh	1D0000h-1D7FFFh
			Bank	SA66	111011xxx	64/32	3B0000h-3BFFFFh	1D8000h-1DFFFFh
			Ва	SA67	111100xxx	64/32	3C0000h-3CFFFFh	1E0000h-1E7FFFh
			-	SA68	111101xxx	64/32	3D0000h-3DFFFFh	1E8000h-1EFFFFh
				SA69	111110xxx	64/32	3E0000h-3EFFFFh	1F0000h-1F7FFFh
				SA70	1111111xxx	64/32	3F0000h-3F1FFFh	1F8000h-1FFFFFh



## **Autoselect Mode**

The autoselect mode provides manufacturer and device identification, and sector protection verification, through identifier codes output on DQ7–DQ0. This mode is primarily intended for programming equipment to automatically match a device to be programmed with its corresponding programming algorithm. However, the autoselect codes can also be accessed in-system through the command register.

When using programming equipment, the autoselect mode requires  $V_{ID}$  on address pin A9. Address pins must be as shown in Table 5. In addition, when verifying sector protection, the sector address must appear on the appropriate highest order address bits. Table 5 shows the remaining address bits that are don't care. When all necessary bits have been set as required, the programming equipment may then read the corresponding identifier code on DQ7–DQ0. However, the autoselect codes can also be accessed in-system through the command register, for instances when the S29JL032H is erased or programmed in a system without access to high voltage on the A9 pin. The command sequence is illustrated in Table 13. Note that if a Bank Address (BA) on address bits A20, A19 and A18 is asserted during the third write cycle of the autoselect command, the host system can read autoselect data from that bank and then immediately read array data from another bank, without exiting the autoselect mode.

To access the autoselect codes in-system, the host system can issue the autoselect command via the command register, as shown in Table 13. This method does not require  $V_{\text{ID}}$ . Refer to the Autoselect Command Sequence section for more information.

Table 5. S29JL032H Autoselect Codes, (High Voltage Method)

					A20	A11		A8		A5					DQ15	to DQ8	DQ7
D	Description		OE#	WE#	to A12	to A10	A9	to A7	A6	to A4	А3	A2	<b>A</b> 1	Α0	BYTE# = V <sub>IH</sub>	BYTE# = V <sub>IL</sub>	to DQ0
Manufacturer ID: Spansion Products		L	L	Н	ВА	Х	V <sub>ID</sub>	Х	L	Х	L	L	L	L	Х	Х	01h
02)	Read Cycle 1								L		L	L	L	Н	22h		7Eh
Device ID	Read Cycle 2	L	L	Н	BA	X	V <sub>ID</sub>	Х	L	X	Н	Н	Н	L	22h	X	0Ah
Device I (Models 01	Read Cycle 3	_			57.	,	טוי		L		Н	Н	Н	Н	22h	,	00h (bottom boot) 01h (top boot)
	Device ID odels 21, 22)	L	L	Н	ВА	Х	V <sub>ID</sub>	Х	L	Х	Х	Х	L	Н	22h	Х	56h (bottom boot) 55h (top boot)
	Device ID odels 31, 32)	L	L	Н	ВА	Х	V <sub>ID</sub>	Х	L	Х	Х	Х	L	Н	22h	Х	53h (bottom boot) 50h (top boot)
	Device ID odels 41, 42)	L	L	Н	ВА	Х	V <sub>ID</sub>	Х	L	Х	Х	Х	L	Η	22h	Х	5Fh (bottom boot) 5Ch (top boot)
Sector Protection Verification		L	L	Н	SA	Х	V <sub>ID</sub>	Х	L	Х	L	L	Н	L	Х	Х	01h (protected), 00h (unprotected)
	Si Indicator Bit S, DQ7)	L	L	Н	ВА	x	V <sub>ID</sub>	X	L	х	L	L	Н	Н	x	х	82h (factory locked), 42h (customer locked), 02h (not factory/customer locked)

**Legend:**  $L = Logic Low = V_{II}$ ,  $H = Logic High = V_{IH}$ , BA = Bank Address, SA = Sector Address, X = Don't care.



## Sector/Sector Block Protection and Unprotection

Note: For the following discussion, the term "sector" applies to both sectors and sector blocks. A sector block consists of two or more adjacent sectors that are protected or unprotected at the same time (see Table 6).

The hardware sector protection feature disables both program and erase operations in any sector. The hardware sector unprotection feature re-enables both program and erase operations in previously protected sectors. Sector protection/unprotection can be implemented via two methods.

Table 6. S29JL032H Boot Sector/Sector Block Addresses for Protection/Unprotection

Sector	A20-A12	Sector/ Sector Block Size	
SA0	000000XXX	64 Kbytes	
SA1-SA3	000001XXX, 000010XXX 000011XXX	192 (3x64) Kbytes	
SA4-SA7	0001XXXXX	256 (4x64) Kbytes	
SA8-SA11	0010XXXXX	256 (4x64) Kbytes	
SA12-SA15	0011XXXXX	256 (4x64) Kbytes	
SA16-SA19	0100XXXXX	256 (4x64) Kbytes	
SA20-SA23	0101XXXXX	256 (4x64) Kbytes	
SA24-SA27	0110XXXXX	256 (4x64) Kbytes	
SA28-SA31	0111XXXXX	256 (4x64) Kbytes	
SA32-SA35	1000XXXXX	256 (4x64) Kbytes	
SA36-SA39	1001XXXXX	256 (4x64) Kbytes	
SA40-SA43	1010XXXXX	256 (4x64) Kbytes	
SA44-SA47	1011XXXXX	256 (4x64) Kbytes	
SA48-SA51	1100XXXXX	256 (4x64) Kbytes	
SA52-SA55	1101XXXXX	256 (4x64) Kbytes	
SA56-SA59	1110XXXXX	256 (4x64) Kbytes	
SA60-SA62	111100XXX, 111101XXX, 111110XXX	192 (3x64) Kbytes	
SA63	111111000	8 Kbytes	
SA64	111111001	8 Kbytes	
SA65	111111010	8 Kbytes	
SA66	111111011	8 Kbytes	
SA67	111111100	8 Kbytes	
SA68	111111101	8 Kbytes	
SA69	111111110	8 Kbytes	
SA70	111111111	8 Kbytes	

**20 \$29]L032H** \$29]L032HA0 May 21, 2004



Table 7. S29JL032H Bottom Boot Sector/Sector Block Addresses for Protection/Unprotection

Sector	A20-A12	Sector/Sector Block Size
SA70	111111XXX	64 Kbytes
SA69-SA67	111110XXX, 111101XXX, 111100XXX	192 (3x64) Kbytes
SA66-SA63	1110XXXXX	256 (4x64) Kbytes
SA62-SA59	1101XXXXX	256 (4x64) Kbytes
SA58-SA55	1100XXXXX	256 (4x64) Kbytes
SA54-SA51	1011XXXXX	256 (4x64) Kbytes
SA50-SA47	1010XXXXX	256 (4x64) Kbytes
SA46-SA43	1001XXXXX	256 (4x64) Kbytes
SA42-SA39	1000XXXXX	256 (4x64) Kbytes
SA38-SA35	0111XXXXX	256 (4x64) Kbytes
SA34-SA31	0110XXXXX	256 (4x64) Kbytes
SA30-SA27	0101XXXXX	256 (4x64) Kbytes
SA26-SA23	0100XXXXX	256 (4x64) Kbytes
SA22-SA19	0011XXXXX	256 (4x64) Kbytes
SA18-SA15	0010XXXXX	256 (4x64) Kbytes
SA14-SA11	0001XXXXX	256 (4x64) Kbytes
SA10-SA8	000011XXX, 000010XXX, 000001XXX	192 (3x64) Kbytes
SA7	000000111	8 Kbytes
SA6	000000110	8 Kbytes
SA5	000000101	8 Kbytes
SA4	000000100	8 Kbytes
SA3	000000011	8 Kbytes
SA2	000000010	8 Kbytes
SA1	00000001	8 Kbytes
SA0	000000000 8 Kbytes	

Sector protect/Sector Unprotect requires  $V_{ID}$  on the RESET# pin only, and can be implemented either in-system or via programming equipment. Figure 2 shows the algorithms and Figure 26 shows the timing diagram. For sector unprotect, all unprotected sectors must first be protected prior to the first sector unprotect write cycle. Note that the sector unprotect algorithm unprotects all sectors in parallel. All previously protected sectors must be individually re-protected. To change data in protected sectors efficiently, the temporary sector unprotect function is available. See "Temporary Sector Unprotect" .

The device is shipped with all sectors unprotected. Optional Spansion programming service enable programming and protecting sectors at the factory prior to shipping the device. Contact your local sales office for details.

It is possible to determine whether a sector is protected or unprotected. See the Autoselect Mode section for details.



## Write Protect (WP#)

The Write Protect function provides a hardware method of protecting certain boot sectors without using  $V_{\text{ID}}$ . This function is one of two provided by the WP#/ACC pin.

If the system asserts  $V_{IL}$  on the WP#/ACC pin, the device disables program and erase functions in the two outermost 8 Kbyte boot sectors independently of whether those sectors were protected or unprotected using the method described in "Sector/Sector Block Protection and Unprotection". The two outermost 8 Kbyte boot sectors are the two sectors containing the lowest addresses in a bottom-boot-configured device, or the two sectors containing the highest addresses in a top-boot-configured device.

If the system asserts  $V_{IH}$  on the WP#/ACC pin, the device reverts to whether the two outermost 8K Byte boot sectors were last set to be protected or unprotected. That is, sector protection or unprotection for these two sectors depends on whether they were last protected or unprotected using the method described in "Sector/Sector Block Protection and Unprotection".

Note that the WP#/ACC pin must not be left floating or unconnected; inconsistent behavior of the device may result.

WP# Input Voltage	Device Mode	
$V_{IL}$	Disables programming and erasing in the two outermost boot sectors	
V <sub>IH</sub>	Enables programming and erasing in the two outermost boot sectors, dependent on whether they were last protected or unprotected.	
V <sub>HH</sub>	Enables accelerated programming (ACC). See "Accelerated Program Operation" on page 12	

Table 8. WP#/ACC Modes

## **Temporary Sector Unprotect**

(Note: For the following discussion, the term "sector" applies to both sectors and sector blocks. A sector block consists of two or more adjacent sectors that are protected or unprotected at the same time (see Table 6 and Table 7).

This feature allows temporary unprotection of previously protected sectors to change data in-system. The Temporary Sector Unprotect mode is activated by setting the RESET# pin to  $V_{ID}$ . During this mode, formerly protected sectors can be programmed or erased by selecting the sector addresses. Once  $V_{ID}$  is removed from the RESET# pin, all the previously protected sectors are protected again. shows the algorithm, and 25 shows the timing diagrams, for this feature. If the WP#/ACC pin is at  $V_{IL}$ , the two outermost boot sectors will remain protected during the Temporary sector Unprotect mode.

22 \$29]L032H \$29]L032H \$29]L032HAO May 2I, 2004



RESET# = V<sub>ID</sub>
(Note 1)

Perform Erase or
Program Operations

RESET# = V<sub>IH</sub>

Temporary Sector
Unprotect Completed
(Note 2)

#### Notes:

- 1. All protected sectors unprotected (If WP#/ACC =  $V_{IL}$ , the outermost two boot sectors will remain protected).
- 2. All previously protected sectors are protected once again.

Figure I. Temporary Sector Unprotect Operation






Figure 2. In-System Sector Protect/Unprotect Algorithms

**24 \$29]L032H** \$29]L032HA0 May 21, 2004



# SecSi™ (Secured Silicon) Sector Flash Memory Region

The SecSi (Secured Silicon) Sector feature provides a Flash memory region that enables permanent part identification through an Electronic Serial Number (ESN). The SecSi Sector is 256 bytes in length, and uses a SecSi Sector Indicator Bit (DQ7) to indicate whether or not the SecSi Sector is locked when shipped from the factory. This bit is permanently set at the factory and cannot be changed, which prevents cloning of a factory locked part. This ensures the security of the ESN once the product is shipped to the field.

The product is available with the SecSi Sector either factory locked or customer lockable. The factory-locked version is always protected when shipped from the factory, and has the SecSi (Secured Silicon) Sector Indicator Bit permanently set to a "1." The customer-lockable version is shipped with the SecSi Sector unprotected, allowing customers to utilize the that sector in any manner they choose. The customer-lockable version has the SecSi (Secured Silicon) Sector Indicator Bit permanently set to a "0." Thus, the SecSi Sector Indicator Bit prevents customer-lockable devices from being used to replace devices that are factory locked. The SecSi Customer Indicator Bit (DQ6) is permanently set to 1 if the part has been customer locked, permanently set to 0 if the part has been factory locked, and is 0 if customer lockable.

The system accesses the SecSi Sector Secure through a command sequence (see "Enter SecSi™ Sector/Exit SecSi Sector Command Sequence"). After the system has written the Enter SecSi Sector command sequence, it may read the SecSi Sector by using the addresses normally occupied by the boot sectors. This mode of operation continues until the system issues the Exit SecSi Sector command sequence, or until power is removed from the device. On power-up, or following a hardware reset, the device reverts to sending commands to the first 256 bytes of Sector 0. Note that the ACC function and unlock bypass modes are not available when the SecSi Sector is enabled.

## Factory Locked: SecSi Sector Programmed and Protected At the Factory

In a factory locked device, the SecSi Sector is protected when the device is shipped from the factory. The SecSi Sector cannot be modified in any way. The device is preprogrammed with both a random number and a secure ESN. The 8-word random number is at addresses 000000h–000007h in word mode (or 000000h–00000Fh in byte mode). The secure ESN is programmed in the next 8 words at addresses 000008h–00000Fh (or 000010h–00001Fh in byte mode). The device is available preprogrammed with one of the following:

- A random, secure ESN only
- Customer code through Spansion programming services
- Both a random, secure ESN and customer code through Spansion programming services

Contact an your local sales office for details on using Spansion programming services.

#### Customer Lockable: SecSi Sector NOT Programmed or Protected At the Factory

If the security feature is not required, the SecSi Sector can be treated as an additional Flash memory space. The SecSi Sector can be read any number of times, but can be programmed and locked only once. Note that the accelerated programming (ACC) and unlock bypass functions are not available when programming the SecSi Sector.



The SecSi Sector area can be protected using one of the following procedures:

- Write the three-cycle Enter SecSi Sector Region command sequence, and then follow the in-system sector protect algorithm as shown in Figure 2, except that *RESET# may be at either*  $V_{IH}$  or  $V_{ID}$ . This allows in-system protection of the SecSi Sector Region without raising any device pin to a high voltage. Note that this method is only applicable to the SecSi Sector.
- To verify the protect/unprotect status of the SecSi Sector, follow the algorithm shown in Figure 3.

Once the SecSi Sector is locked and verified, the system must write the Exit SecSi Sector Region command sequence to return to reading and writing the remainder of the array.

The SecSi Sector lock must be used with caution since, once locked, there is no procedure available for unlocking the SecSi Sector area and none of the bits in the SecSi Sector memory space can be modified in any way.




Figure 3. SecSi Sector Protect Verify

## **Hardware Data Protection**

The command sequence requirement of unlock cycles for programming or erasing provides data protection against inadvertent writes (refer to Table 13 for command definitions). In addition, the following hardware data protection measures prevent accidental erasure or programming, which might otherwise be caused by spurious system level signals during  $V_{CC}$  power-up and power-down transitions, or from system noise.

## Low V<sub>CC</sub> Write Inhibit

When  $V_{CC}$  is less than  $V_{LKO}$ , the device does not accept any write cycles. This protects data during  $V_{CC}$  power-up and power-down. The command register and all internal program/erase circuits are disabled, and the device resets to the read

26 \$29]L032H \$29]L032H \$29]L032HAO May 2I, 2004



mode. Subsequent writes are ignored until  $V_{CC}$  is greater than  $V_{LKO}$ . The system must provide the proper signals to the control pins to prevent unintentional writes when  $V_{CC}$  is greater than  $V_{LKO}$ .

#### Write Pulse "Glitch" Protection

Noise pulses of less than 5 ns (typical) on OE#, CE# or WE# do not initiate a write cycle.

## **Logical Inhibit**

Write cycles are inhibited by holding any one of  $OE\# = V_{IL}$ ,  $CE\# = V_{IH}$  or  $WE\# = V_{IH}$ . To initiate a write cycle, CE# and WE# must be a logical zero while OE# is a logical one.

## **Power-Up Write Inhibit**

If WE# = CE# =  $V_{IL}$  and OE# =  $V_{IH}$  during power up, the device does not accept commands on the rising edge of WE#. The internal state machine is automatically reset to the read mode on power-up.

# Common Flash Memory Interface (CFI)

The Common Flash Interface (CFI) specification outlines device and host system software interrogation handshake, which allows specific vendor-specified software algorithms to be used for entire families of devices. Software support can then be device-independent, JEDEC ID-independent, and forward- and backward-compatible for the specified flash device families. Flash vendors can standardize their existing interfaces for long-term compatibility.

This device enters the CFI Query mode when the system writes the CFI Query command, 98h, to address 55h in word mode (or address AAh in byte mode), any time the device is ready to read array data. The system can read CFI information at the addresses given in Tables 9–12. To terminate reading CFI data, the system must write the reset command. The CFI Query mode is not accessible when the device is executing an Embedded Program or embedded Erase algorithm.

The system can also write the CFI query command when the device is in the autoselect mode. The device enters the CFI query mode, and the system can read CFI data at the addresses given in Tables 9–12. The system must write the reset command to reading array data.

For further information, please refer to the CFI Specification and CFI Publication 100. Contact your local sales office for copies of these documents.



Table 9. CFI Query Identification String

Addresses (Word Mode)	Addresses (Byte Mode)	Data	Description
10h	20h	0051h	Query Unique ASCII string "QRY"
11h	22h	0052h	
12h	24h	0059h	
13h	26h	0002h	Primary OEM Command Set
14h	28h	0000h	
15h	2Ah	0040h	Address for Primary Extended Table
16h	2Ch	0000h	
17h	2Eh	0000h	Alternate OEM Command Set (00h = none exists)
18h	30h	0000h	
19h	32h	0000h	Address for Alternate OEM Extended Table (00h = none exists)
1Ah	34h	0000h	

## Table 10. System Interface String

Addresses (Word Mode)	Addresses (Byte Mode)	Data	Description
1Bh	36h	0027h	V <sub>CC</sub> Min. (write/erase) D7-D4: volt, D3-D0: 100 millivolt
1Ch	38h	0036h	V <sub>CC</sub> Max. (write/erase) D7–D4: volt, D3–D0: 100 millivolt
1Dh	3Ah	0000h	V <sub>pp</sub> Min. voltage (00h = no V <sub>pp</sub> pin present)
1Eh	3Ch	0000h	$V_{pp}$ Max. voltage (00h = no $V_{pp}$ pin present)
1Fh	3Eh	0003h	Typical timeout per single byte/word write 2 <sup>N</sup> µs
20h	40h	0000h	Typical timeout for Min. size buffer write $2^{N} \mu s$ (00h = not supported)
21h	42h	0009h	Typical timeout per individual block erase 2 <sup>N</sup> ms
22h	44h	0000h	Typical timeout for full chip erase 2 <sup>N</sup> ms (00h = not supported)
23h	46h	0005h	Max. timeout for byte/word write 2 <sup>N</sup> times typical
24h	48h	0000h	Max. timeout for buffer write 2 <sup>N</sup> times typical
25h	4Ah	0004h	Max. timeout per individual block erase 2 <sup>N</sup> times typical
26h	4Ch	0000h	Max. timeout for full chip erase $2^{N}$ times typical (00h = not supported)



Table II. Device Geometry Definition

Addresses (Word Mode)	Addresses (Byte Mode)	Data	Description
27h	4Eh	0016h	Device Size = 2 <sup>N</sup> byte
28h 29h	50h 52h	0002h 0000h	Flash Device Interface description (refer to CFI publication 100)
2Ah 2Bh	54h 56h	0000h 0000h	Max. number of byte in multi-byte write = 2 <sup>N</sup> (00h = not supported)
2Ch	58h	0002h	Number of Erase Block Regions within device
2Dh 2Eh 2Fh 30h	5Ah 5Ch 5Eh 60h	0007h 0000h 0020h 0000h	Erase Block Region 1 Information (refer to the CFI specification or CFI publication 100)
31h 32h 33h 34h	62h 64h 66h 68h	003Eh 0000h 0000h 0001h	Erase Block Region 2 Information (refer to the CFI specification or CFI publication 100)
35h 36h 37h 38h	6Ah 6Ch 6Eh 70h	0000h 0000h 0000h 0000h	Erase Block Region 3 Information (refer to the CFI specification or CFI publication 100)
39h 3Ah 3Bh 3Ch	72h 74h 76h 78h	0000h 0000h 0000h 0000h	Erase Block Region 4 Information (refer to the CFI specification or CFI publication 100)

Table I2. Primary Vendor-Specific Extended Query

Addresses (Word Mode)	Addresses (Byte Mode)	Data	Description
40h 41h 42h	80h 82h 84h	0050h 0052h 0049h	Query-unique ASCII string "PRI"
43h	86h	0031h	Major version number, ASCII (reflects modifications to the silicon)
44h	88h	0033h	Minor version number, ASCII (reflects modifications to the CFI table)
45h	8Ah	000Ch	Address Sensitive Unlock (Bits 1-0) 0 = Required, 1 = Not Required Silicon Revision Number (Bits 7-2)
46h	8Ch	0002h	Erase Suspend 0 = Not Supported, 1 = To Read Only, 2 = To Read & Write
47h	8Eh	0001h	Sector Protect 0 = Not Supported, X = Number of sectors in per group
48h	90h	0001h	Sector Temporary Unprotect 00 = Not Supported, 01 = Supported
49h	92h	0004h	Sector Protect/Unprotect scheme 01 =29F040 mode, 02 = 29F016 mode, 03 = 29F400, 04 = 29LV800 mode



Addresses (Word Mode)	Addresses (Byte Mode)	Data	Description (Continued)
		Number of sectors (excluding Bank 1)	
4 A b	4.41-	00XXh	XX = 38 (models 01, 02, 21, 22)
4Ah	94h		XX = 30 (models 31, 32)
			XX = 20 (models 41, 42)
4Bh	96h	0000h	Burst Mode Type 00 = Not Supported, 01 = Supported
4Ch	98h	0000h	Page Mode Type 00 = Not Supported, 01 = 4 Word Page, 02 = 8 Word Page
4Dh	9Ah	0085h	ACC (Acceleration) Supply Minimum  00h = Not Supported, D7-D4: Volt, D3-D0: 100 mV
4Eh	9Ch	0095h	ACC (Acceleration) Supply Maximum  00h = Not Supported, D7-D4: Volt, D3-D0: 100 mV
			Top/Bottom Boot Sector Flag
4Fh	9Eh	000Xh	02h = Bottom Boot Device, 03h = Top Boot Device
		0001h	Program Suspend
50h	A0h		0 = Not supported, 1 = Supported
			Bank Organization
57h	۸۲b	000Vb	00 = Data at 4Ah is zero
57h	AEh	000Xh	X = 4 (4 banks, models 01, 02)
			X = 2 (2 banks, all other models)
		00XXh	Bank 1 Region Information - Number of sectors on Bank 1
58h	B0h		XX = 0F (models 01, 02, 21, 22)
3011	Воп		XX = 17 (models 31, 32)
			XX = 27 (models 41, 42)
		00XXh	Bank 2 Region Information - Number of sectors in Bank 2
			XX = 18 (models 01, 02)
59h	B2h		XX = 38 (models 21, 22)
			XX = 30 (models 31, 32)
			XX = 20 (models 41, 42)
			Bank 3 Region Information - Number of sectors in Bank 3
5Ah B4h	00XXh	XX = 18 (models 01, 02)	
			XX = 00 (all other models)
		36h 00XXh	Bank 4 Region Information - Number of sectors in Bank 4
5Bh B6h	B6h		XX = 08 (models 01, 02)
			XX = 00 (all other models)



## **Command Definitions**

Writing specific address and data commands or sequences into the command register initiates device operations. Table 13 defines the valid register command sequences. Writing incorrect address and data values or writing them in the improper sequence may place the device in an unknown state. A reset command is then required to return the device to reading array data.

All addresses are latched on the falling edge of WE# or CE#, whichever happens later. All data is latched on the rising edge of WE# or CE#, whichever happens first. Refer to the AC Characteristics section for timing diagrams.

## **Reading Array Data**

The device is automatically set to reading array data after device power-up. No commands are required to retrieve data. Each bank is ready to read array data after completing an Embedded Program or Embedded Erase algorithm.

After the device accepts an Erase Suspend command, the corresponding bank enters the erase-suspend-read mode, after which the system can read data from any non-erase-suspended sector within the same bank. The system can read array data using the standard read timing, except that if it reads at an address within erase-suspended sectors, the device outputs status data. After completing a programming operation in the Erase Suspend mode, the system may once again read array data with the same exception. See the Erase Suspend/Erase Resume Commands section for more information.

The system *must* issue the reset command to return a bank to the read (or erase-suspend-read) mode if DQ5 goes high during an active program or erase operation, or if the bank is in the autoselect mode. See the next section, Reset Command, for more information.

See also Requirements for Reading Array Data in the Device Bus Operations section for more information. The Read-Only Operations table provides the read parameters, and 14 shows the timing diagram.

## **Reset Command**

Writing the reset command resets the banks to the read or erase-suspend-read mode. Address bits are don't cares for this command.

The reset command may be written between the sequence cycles in an erase command sequence before erasing begins. This resets the bank to which the system was writing to the read mode. Once erasure begins, however, the device ignores reset commands until the operation is complete.

The reset command may be written between the sequence cycles in a program command sequence before programming begins. This resets the bank to which the system was writing to the read mode. If the program command sequence is written to a bank that is in the Erase Suspend mode, writing the reset command returns that bank to the erase-suspend-read mode. Once programming begins, however, the device ignores reset commands until the operation is complete.

The reset command may be written between the sequence cycles in an autoselect command sequence. Once in the autoselect mode, the reset command must be written to return to the read mode. If a bank entered the autoselect mode while in the Erase Suspend mode, writing the reset command returns that bank to the erase-suspend-read mode.



If DQ5 goes high during a program or erase operation, writing the reset command returns the banks to the read mode (or erase-suspend-read mode if that bank was in Erase Suspend).

## **Autoselect Command Sequence**

The autoselect command sequence allows the host system to access the manufacturer and device codes, and determine whether or not a sector is protected. The autoselect command sequence may be written to an address within a bank that is either in the read or erase-suspend-read mode. The autoselect command may not be written while the device is actively programming or erasing in another bank.

The autoselect command sequence is initiated by first writing two unlock cycles. This is followed by a third write cycle that contains the bank address and the autoselect command. The bank then enters the autoselect mode. The system may read any number of autoselect codes without reinitiating the command sequence.

Table 13 shows the address and data requirements. To determine sector protection information, the system must write to the appropriate bank address (BA) and sector address (SA). Tables 3 and 4 show the address range and bank number associated with each sector.

The system must write the reset command to return to the read mode (or erasesuspend-read mode if the bank was previously in Erase Suspend).

# **Enter SecSi™ Sector/Exit SecSi Sector Command Sequence**

The SecSi Sector region provides a secured data area containing a random, sixteen-byte electronic serial number (ESN). The system can access the SecSi Sector region by issuing the three-cycle Enter SecSi Sector command sequence. The device continues to access the SecSi Sector region until the system issues the four-cycle Exit SecSi Sector command sequence. The Exit SecSi Sector command sequence returns the device to normal operation. The SecSi Sector is not accessible when the device is executing an Embedded Program or embedded Erase algorithm. Table 13 shows the address and data requirements for both command sequences. See also "SecSi<sup>TM</sup> (Secured Silicon) Sector Flash Memory Region" for further information. *Note that the ACC function and unlock bypass modes are not available when the SecSi Sector is enabled.* 

# **Byte/Word Program Command Sequence**

The system may program the device by word or byte, depending on the state of the BYTE# pin. Programming is a four-bus-cycle operation. The program command sequence is initiated by writing two unlock write cycles, followed by the program set-up command. The program address and data are written next, which in turn initiate the Embedded Program algorithm. The system is *not* required to provide further controls or timings. The device automatically provides internally generated program pulses and verifies the programmed cell margin. Table 13 shows the address and data requirements for the byte program command sequence.

When the Embedded Program algorithm is complete, that bank then returns to the read mode and addresses are no longer latched. The system can determine the status of the program operation by using DQ7, DQ6, or RY/BY#. Refer to the Write Operation Status section for information on these status bits.

**S29]L032H** S29**]L032H** S29**]L**032HA0 May 21, 2004



Any commands written to the device during the Embedded Program Algorithm are ignored. Note that a **hardware reset** immediately terminates the program operation. The program command sequence should be reinitiated once that bank has returned to the read mode, to ensure data integrity. Note that the SecSi Sector, autoselect, and CFI functions are unavailable when a program operation is in progress.

Programming is allowed in any sequence and across sector boundaries. **A bit cannot be programmed from "0" back to a "1."** Attempting to do so may cause that bank to set DQ5 = 1, or cause the DQ7 and DQ6 status bits to indicate the operation was successful. However, a succeeding read will show that the data is still "0." Only erase operations can convert a "0" to a "1."

## **Unlock Bypass Command Sequence**


The unlock bypass feature allows the system to program bytes or words to a bank faster than using the standard program command sequence. The unlock bypass command sequence is initiated by first writing two unlock cycles. This is followed by a third write cycle containing the unlock bypass command, 20h. That bank then enters the unlock bypass mode. A two-cycle unlock bypass program command sequence is all that is required to program in this mode. The first cycle in this sequence contains the unlock bypass program command, A0h; the second cycle contains the program address and data. Additional data is programmed in the same manner. This mode dispenses with the initial two unlock cycles required in the standard program command sequence, resulting in faster total programming time. Table 13 shows the requirements for the command sequence.

During the unlock bypass mode, only the Unlock Bypass Program and Unlock Bypass Reset commands are valid. To exit the unlock bypass mode, the system must issue the two-cycle unlock bypass reset command sequence. (See Table 12).

The device offers accelerated program operations through the WP#/ACC pin. When the system asserts  $V_{HH}$  on the WP#/ACC pin, the device automatically enters the Unlock Bypass mode. The system may then write the two-cycle Unlock Bypass program command sequence. The device uses the higher voltage on the WP#/ACC pin to accelerate the operation. Note that the WP#/ACC pin must not be at  $V_{HH}$  for any operation other than accelerated programming, or device damage may result. In addition, the WP#/ACC pin must not be left floating or unconnected; inconsistent behavior of the device may result.

4 illustrates the algorithm for the program operation. Refer to the Erase and Program Operations table in the AC Characteristics section for parameters, and Figure 18 for timing diagrams.





Note: See Table 13 for program command sequence.

Figure 4. Program Operation

## **Chip Erase Command Sequence**

Chip erase is a six bus cycle operation. The chip erase command sequence is initiated by writing two unlock cycles, followed by a set-up command. Two additional unlock write cycles are then followed by the chip erase command, which in turn invokes the Embedded Erase algorithm. The device does *not* require the system to preprogram prior to erase. The Embedded Erase algorithm automatically preprograms and verifies the entire memory for an all zero data pattern prior to electrical erase. The system is not required to provide any controls or timings during these operations. Table 13 shows the address and data requirements for the chip erase command sequence.

When the Embedded Erase algorithm is complete, that bank returns to the read mode and addresses are no longer latched. The system can determine the status of the erase operation by using DQ7, DQ6, DQ2, or RY/BY#. Refer to the Write Operation Status section for information on these status bits.

Any commands written during the chip erase operation are ignored. However, note that a **hardware reset** immediately terminates the erase operation. If that occurs, the chip erase command sequence should be reinitiated once that bank has returned to reading array data, to ensure data integrity. Note that the SecSi Sector, autoselect, and CFI functions are unavailable when an erase operation is in progress.



5 illustrates the algorithm for the erase operation. Refer to the Erase and Program Operations tables in the AC Characteristics section for parameters, and Figure 20 section for timing diagrams.

## **Sector Erase Command Sequence**

Sector erase is a six bus cycle operation. The sector erase command sequence is initiated by writing two unlock cycles, followed by a set-up command. Two additional unlock cycles are written, and are then followed by the address of the sector to be erased, and the sector erase command. Table 13 shows the address and data requirements for the sector erase command sequence.

The device does *not* require the system to preprogram prior to erase. The Embedded Erase algorithm automatically programs and verifies the entire sector for an all zero data pattern prior to electrical erase. The system is not required to provide any controls or timings during these operations.

After the command sequence is written, a sector erase time-out of 80  $\mu$ s occurs. During the time-out period, additional sector addresses and sector erase commands may be written. Loading the sector erase buffer may be done in any sequence, and the number of sectors may be from one sector to all sectors. The time between these additional cycles must be less than 80  $\mu$ s, otherwise erasure may begin. Any sector erase address and command following the exceeded time-out may or may not be accepted. It is recommended that processor interrupts be disabled during this time to ensure all commands are accepted. The interrupts can be re-enabled after the last Sector Erase command is written. **Any command other than Sector Erase or Erase Suspend during the time-out period resets that bank to the read mode.** The system must rewrite the command sequence and any additional addresses and commands.


The system can monitor DQ3 to determine if the sector erase timer has timed out (See the section on DQ3: Sector Erase Timer.). The time-out begins from the rising edge of the final WE# or CE# pulse (first rising edge) in the command sequence.

When the Embedded Erase algorithm is complete, the bank returns to reading array data and addresses are no longer latched. Note that while the Embedded Erase operation is in progress, the system can read data from the non-erasing bank. The system can determine the status of the erase operation by reading DQ7, DQ6, DQ2, or RY/BY# in the erasing bank. Refer to the Write Operation Status section for information on these status bits.

Once the sector erase operation has begun, only the Erase Suspend command is valid. All other commands are ignored. However, note that a **hardware reset** immediately terminates the erase operation. If that occurs, the sector erase command sequence should be reinitiated once that bank has returned to reading array data, to ensure data integrity. Note that the SecSi Sector, autoselect, and CFI functions are unavailable when an erase operation is in progress.

5 illustrates the algorithm for the erase operation. Refer to the Erase and Program Operations tables in the AC Characteristics section for parameters, and Figure 20 section for timing diagrams.





#### Notes:

- 1. See Table 13 for erase command sequence.
- 2. See the section on DQ3 for information on the sector erase timer.

Figure 5. Erase Operation

## **Erase Suspend/Erase Resume Commands**

The Erase Suspend command, B0h, allows the system to interrupt a sector erase operation and then read data from, or program data to, any sector not selected for erasure. The bank address is required when writing this command. This command is valid only during the sector erase operation, including the 80 µs time-out period during the sector erase command sequence. The Erase Suspend command is ignored if written during the chip erase operation or Embedded Program algorithm. The bank address must contain one of the sectors currently selected for erase.

When the Erase Suspend command is written during the sector erase operation, the device requires a maximum of 20  $\mu$ s to suspend the erase operation. However, when the Erase Suspend command is written during the sector erase time-out, the device immediately terminates the time-out period and suspends the erase operation.

After the erase operation has been suspended, the bank enters the erase-suspend-read mode. The system can read data from or program data to any sector not selected for erasure. (The device "erase suspends" all sectors selected for erasure.) Reading at any address within erase-suspended sectors produces status information on DQ7–DQ0. The system can use DQ7, or DQ6 and DQ2 together, to determine if a sector is actively erasing or is erase-suspended. Refer to the Write Operation Status section for information on these status bits.

**36 \$29]L032H** \$29]L032HA0 May 21, 2004

### ADVANCE INFORMATION



After an erase-suspended program operation is complete, the bank returns to the erase-suspend-read mode. The system can determine the status of the program operation using the DQ7 or DQ6 status bits, just as in the standard Byte Program operation. Refer to the Write Operation Status section for more information.

In the erase-suspend-read mode, the system can also issue the autoselect command sequence. The device allows reading autoselect codes even at addresses within erasing sectors, since the codes are not stored in the memory array. When the device exits the autoselect mode, the device reverts to the Erase Suspend mode, and is ready for another valid operation. Refer to the Autoselect Mode and Autoselect Command Sequence sections for details.

To resume the sector erase operation, the system must write the Erase Resume command. The bank address of the erase-suspended bank is required when writing this command. Further writes of the Resume command are ignored. Another Erase Suspend command can be written after the chip has resumed erasing.



Table I3. S29JL032H Command Definitions

	Command		Š					Bu	s Cycle	s (Notes	2-5)				
	Sequence		Cycles	Fir	rst	Sec	ond	Thire	d	Four	th	Fiftl	1	Sixt	:h
	(Note 1)		S	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data
Rea	Read (Note 6)			RA	RD										
Res	set (Note 7)	_	1	XXX	F0										
	Manufacturer ID	Word	4	555	AA	2AA	55	(BA)555	90	(BA)X00	01				
8	Warraracturer 1D	Byte	7	AAA	7/7	555	33	(BA)AAA	70	` ,					
ote	5 1 15 (11 1 6)	Word	l .	555		2AA		(BA)555		(BA)X01	See	(BA)X0E	See	(BA)X0F	See
(Note	Device ID (Note 9)	Byte	6	AAA	AA	555	55	(BA)AAA	90	(BA)X02	Table 5	(BA)X1C	Table 5	(BA)X1E	Table 5
Autoselect	SecSi Sector Factory	Word	4	555	AA	2AA	55	(BA)555	90	(BA)X03	82/				
sel	Protect (Note 10)	Byte	1 4	AAA	AA	555	55	(BA)AAA	90	(BA)X06	02				
utc	Sector/Sector Block	Word		555		2AA		(BA)555		(SA)X02	00/				
A	Protect Verify (Note 11)	Byte	4	AAA	AA	555	55	(BA)AAA	90	(SA)X04	01				
F m t	F		3	555	AA	2AA	55	555	88						
Em	ter SecSi Sector Region	Byte	3	AAA	AA	555	55	AAA	88						
Evi	t SecSi Sector Region	Word	4	555	AA	2AA	55	555	90	XXX	00				
LXI	t Secsi Sector Region	Byte	4	AAA	AA	555	55	AAA	70	^^^	00				
Pro	ogram	Word	4	ΔΔ	2AA	55	555	AO	PA	PD					
110		Byte	4	AAA	AA -	555	33	AAA	AU	FA	10				
Uni	lock Bypass	Word	3	555	AA	2AA	55	555	20						
		Byte	_	AAA		555		AAA	20						
	lock Bypass Program (No		2	XXX	A0	PA	PD								
Unl	lock Bypass Reset (Note		2	XXX	90	XXX	00								
Chi	ip Erase	Word	6	555	AA	2AA	55	555	80	555	AA	2AA	55	555	10
		Byte		AAA		555		AAA		AAA		555		AAA	
Sec	ctor Erase	Word	6	555	AA	2AA	55	555	80	555	AA	2AA	55	SA	30
		Byte		AAA		555		AAA		AAA		555			
Erase Suspend (Note 14)		1	BA	B0											
Era	ise Resume (Note 15)		1	BA	30										
CFI	I Query (Note 16)	Word Byte	1	55 AA	98										

#### Legend:

X = Don't care

RA = Address of the memory location to be read.

RD = Data read from location RA during read operation.

PA = Address of the memory location to be programmed. Addresses latch on the falling edge of the WE# or CE# pulse, whichever happens later.

### Notes:

- 1. See Table 1 for description of bus operations.
- All values are in hexadecimal.
- Except for the read cycle and the fourth, fifth, and sixth cycle of the autoselect command sequence, all bus cycles are write cycles.
- 4. Data bits DQ15-DQ8 are don't care in command sequences, except for RD and PD.
- 5. Unless otherwise noted, address bits A20–A11 are don't cares for unlock and command cycles, unless SA or PA is required.
- unlock and command cycles, unless SA or PA is required.

  6. No unlock or command cycles required when bank is reading array data.
- 7. The Reset command is required to return to the read mode (or to the erase-suspend-read mode if previously in Erase Suspend) when a bank is in the autoselect mode, or if DQ5 goes high (while the bank is providing status information).
- 8. The fourth cycle of the autoselect command sequence is a read cycle. The system must provide the bank address to obtain the manufacturer ID, device ID, or SecSi Sector factory protect information. Data bits DQ15-DQ8 are don't care. While reading the autoselect addresses, the bank address must be the same until a reset command is given. See the Autoselect Command Sequence section for more information.

PD = Data to be programmed at location PA. Data latches on the rising edge of WE# or CE# pulse, whichever happens first.

SA = Address of the sector to be verified (in autoselect mode) or erased. Address bits A20–A12 uniquely select any sector. Refer to tables 3 and 4 for information on sector addresses.

BA = Address of the bank that is being switched to autoselect mode, is in bypass mode, or is being erased. A20–A18 uniquely select a bank.

- 9. For models 01, 02, the device ID must be read across the fourth, fifth, and sixth cycles.
- 10. The data is 82h for factory locked, 40h for customer locked, and 02h for not factory/customer locked.
- 11. The data is 00h for an unprotected sector/sector block and 01h for a protected sector/sector block.
- 12. The Unlock Bypass command is required prior to the Unlock Bypass Program command.
- 13. The Unlock Bypass Reset command is required to return to the read mode when the bank is in the unlock bypass mode.
- 14. The system may read and program in non-erasing sectors, or enter the autoselect mode, when in the Erase Suspend mode. The Erase Suspend command is valid only during a sector erase operation, and requires the bank address.
- 15. The Erase Resume command is valid only during the Erase Suspend mode, and requires the bank address.
- Command is valid when device is ready to read array data or when device is in autoselect mode.

**38 \$29]L032H** \$29**]L**032H \$29]L032HAO May 2I, 2004



### **Write Operation Status**

The device provides several bits to determine the status of a program or erase operation: DQ2, DQ3, DQ5, DQ6, and DQ7. Table 14 and the following subsections describe the function of these bits. DQ7 and DQ6 each offer a method for determining whether a program or erase operation is complete or in progress. The device also provides a hardware-based output signal, RY/BY#, to determine whether an Embedded Program or Erase operation is in progress or has been completed.

### DQ7: Data# Polling

The Data# Polling bit, DQ7, indicates to the host system whether an Embedded Program or Erase algorithm is in progress or completed, or whether a bank is in Erase Suspend. Data# Polling is valid after the rising edge of the final WE# pulse in the command sequence.

During the Embedded Program algorithm, the device outputs on DQ7 the complement of the datum programmed to DQ7. This DQ7 status also applies to programming during Erase Suspend. When the Embedded Program algorithm is complete, the device outputs the datum programmed to DQ7. The system must provide the program address to read valid status information on DQ7. If a program address falls within a protected sector, Data# Polling on DQ7 is active for approximately 1  $\mu$ s, then that bank returns to the read mode.


During the Embedded Erase algorithm, Data# Polling produces a "0" on DQ7. When the Embedded Erase algorithm is complete, or if the bank enters the Erase Suspend mode, Data# Polling produces a "1" on DQ7. The system must provide an address within any of the sectors selected for erasure to read valid status information on DQ7.

After an erase command sequence is written, if all sectors selected for erasing are protected, Data# Polling on DQ7 is active for approximately 100 µs, then the bank returns to the read mode. If not all selected sectors are protected, the Embedded Erase algorithm erases the unprotected sectors, and ignores the selected sectors that are protected. However, if the system reads DQ7 at an address within a protected sector, the status may not be valid.

When the system detects DQ7 has changed from the complement to true data, it can read valid data at DQ15–DQ0 (or DQ7–DQ0 for x8-only device) on the *following* read cycles. Just prior to the completion of an Embedded Program or Erase operation, DQ7 may change asynchronously with DQ15–DQ8 (DQ7–DQ0 for x8-only device) while Output Enable (OE#) is asserted low. That is, the device may change from providing status information to valid data on DQ7. Depending on when the system samples the DQ7 output, it may read the status or valid data. Even if the device has completed the program or erase operation and DQ7 has valid data, the data outputs on DQ15–DQ0 may be still invalid. Valid data on DQ15–DQ0 (or DQ7–DQ0 for x8-only device) will appear on successive read cycles.

Table 14 shows the outputs for Data# Polling on DQ7. 6 shows the Data# Polling algorithm. 22 in the AC Characteristics section shows the Data# Polling timing diagram.





### Notes:

- VA = Valid address for programming. During a sector erase operation, a valid address is any sector address within the sector being erased. During chip erase, a valid address is any non-protected sector address.
- 2. DQ7 should be rechecked even if DQ5 = "1" because DQ7 may change simultaneously with DQ5.

Figure 6. Data# Polling Algorithm

**40** S29]L032H S29]L032HA0 May 21, 2004



## RY/BY#: Ready/Busy#

The RY/BY# is a dedicated, open-drain output pin which indicates whether an Embedded Algorithm is in progress or complete. The RY/BY# status is valid after the rising edge of the final WE# pulse in the command sequence. Since RY/BY# is an open-drain output, several RY/BY# pins can be tied together in parallel with a pull-up resistor to  $V_{\text{CC}}$ .

If the output is low (Busy), the device is actively erasing or programming. (This includes programming in the Erase Suspend mode.) If the output is high (Ready), the device is in the read mode, the standby mode, or one of the banks is in the erase-suspend-read mode.

Table 14 shows the outputs for RY/BY#.

### **DQ6: Toggle Bit I**

Toggle Bit I on DQ6 indicates whether an Embedded Program or Erase algorithm is in progress or complete, or whether the device has entered the Erase Suspend mode. Toggle Bit I may be read at any address, and is valid after the rising edge of the final WE# pulse in the command sequence (prior to the program or erase operation), and during the sector erase time-out.

During an Embedded Program or Erase algorithm operation, successive read cycles to any address cause DQ6 to toggle. The system may use either OE# or CE# to control the read cycles. When the operation is complete, DQ6 stops toggling.


After an erase command sequence is written, if all sectors selected for erasing are protected, DQ6 toggles for approximately 100  $\mu$ s, then returns to reading array data. If not all selected sectors are protected, the Embedded Erase algorithm erases the unprotected sectors, and ignores the selected sectors that are protected.

The system can use DQ6 and DQ2 together to determine whether a sector is actively erasing or is erase-suspended. When the device is actively erasing (that is, the Embedded Erase algorithm is in progress), DQ6 toggles. When the device enters the Erase Suspend mode, DQ6 stops toggling. However, the system must also use DQ2 to determine which sectors are erasing or erase-suspended. Alternatively, the system can use DQ7 (see the subsection on DQ7: Data# Polling).

If a program address falls within a protected sector, DQ6 toggles for approximately 1  $\mu s$  after the program command sequence is written, then returns to reading array data.

DQ6 also toggles during the erase-suspend-program mode, and stops toggling once the Embedded Program algorithm is complete.





Note: The system should recheck the toggle bit even if DQ5 = "1" because the toggle bit may stop toggling as DQ5 changes to "1." See the subsections on DQ6 and DQ2 for more information.

Figure 7. Toggle Bit Algorithm

### **DQ2: Toggle Bit II**

The "Toggle Bit II" on DQ2, when used with DQ6, indicates whether a particular sector is actively erasing (that is, the Embedded Erase algorithm is in progress), or whether that sector is erase-suspended. Toggle Bit II is valid after the rising edge of the final WE# pulse in the command sequence.

**42 \$29]L032H** \$29]L032HA0 May 21, 2004



DQ2 toggles when the system reads at addresses within those sectors that have been selected for erasure. (The system may use either OE# or CE# to control the read cycles.) But DQ2 cannot distinguish whether the sector is actively erasing or is erase-suspended. DQ6, by comparison, indicates whether the device is actively erasing, or is in Erase Suspend, but cannot distinguish which sectors are selected for erasure. Thus, both status bits are required for sector and mode information. Refer to Table 14 to compare outputs for DQ2 and DQ6.

7 shows the toggle bit algorithm in flowchart form, and the section "DQ2: Toggle Bit II" explains the algorithm. See also the DQ6: Toggle Bit I subsection. 23 shows the toggle bit timing diagram. 24 shows the differences between DQ2 and DQ6 in graphical form.

# Reading Toggle Bits DQ6/DQ2

Refer to 7 for the following discussion. Whenever the system initially begins reading toggle bit status, it must read DQ15–DQ0 (or DQ7–DQ0 for x8-only device) at least twice in a row to determine whether a toggle bit is toggling. Typically, the system would note and store the value of the toggle bit after the first read. After the second read, the system would compare the new value of the toggle bit with the first. If the toggle bit is not toggling, the device has completed the program or erase operation. The system can read array data on DQ15–DQ0 (or DQ7–DQ0 for x8-only device) on the following read cycle.

However, if after the initial two read cycles, the system determines that the toggle bit is still toggling, the system also should note whether the value of DQ5 is high (see the section on DQ5). If it is, the system should then determine again whether the toggle bit is toggling, since the toggle bit may have stopped toggling just as DQ5 went high. If the toggle bit is no longer toggling, the device has successfully completed the program or erase operation. If it is still toggling, the device did not completed the operation successfully, and the system must write the reset command to return to reading array data.

The remaining scenario is that the system initially determines that the toggle bit is toggling and DQ5 has not gone high. The system may continue to monitor the toggle bit and DQ5 through successive read cycles, determining the status as described in the previous paragraph. Alternatively, it may choose to perform other system tasks. In this case, the system must start at the beginning of the algorithm when it returns to determine the status of the operation (top of 7).

# **DQ5: Exceeded Timing Limits**

DQ5 indicates whether the program or erase time has exceeded a specified internal pulse count limit. Under these conditions DQ5 produces a "1," indicating that the program or erase cycle was not successfully completed.

The device may output a "1" on DQ5 if the system tries to program a "1" to a location that was previously programmed to "0." **Only an erase operation can change a "0" back to a "1."** Under this condition, the device halts the operation, and when the timing limit has been exceeded, DQ5 produces a "1."

Under both these conditions, the system must write the reset command to return to the read mode (or to the erase-suspend-read mode if a bank was previously in the erase-suspend-program mode).

# **DQ3: Sector Erase Timer**

After writing a sector erase command sequence, the system may read DQ3 to determine whether or not erasure has begun. (The sector erase timer does not



apply to the chip erase command.) If additional sectors are selected for erasure, the entire time-out also applies after each additional sector erase command. When the time-out period is complete, DQ3 switches from a "0" to a "1." If the time between additional sector erase commands from the system can be assumed to be less than 50  $\mu$ s, the system need not monitor DQ3. See also the Sector Erase Command Sequence section.

After the sector erase command is written, the system should read the status of DQ7 (Data# Polling) or DQ6 (Toggle Bit I) to ensure that the device has accepted the command sequence, and then read DQ3. If DQ3 is "1," the Embedded Erase algorithm has begun; all further commands (except Erase Suspend) are ignored until the erase operation is complete. If DQ3 is "0," the device will accept additional sector erase commands. To ensure the command has been accepted, the system software should check the status of DQ3 prior to and following each subsequent sector erase command. If DQ3 is high on the second status check, the last command might not have been accepted.

Table 14 shows the status of DQ3 relative to the other status bits.

	Status		DQ7 (Note 2)	DQ6	DQ5 (Note 1)	DQ3	DQ2 (Note 2)	RY/BY#
Standard	Embedded Prograi	DQ7#	Toggle	0	N/A	No toggle	0	
Mode	Embedded Erase	0	Toggle	0	1	Toggle	0	
Erase	Erase-Suspend-	Erase Suspended Sector	1	No toggle	0	N/A	Toggle	1
Suspend Mode	Read	Non-Erase Suspended Sector	Data	Data	Data	Data	Data	1
	Erase-Suspend-P	DQ7#	Toggle	0	N/A	N/A	0	

Table 14. Write Operation Status

### Notes:

- 1. DQ5 switches to '1' when an Embedded Program or Embedded Erase operation has exceeded the maximum timing limits. Refer to the section on DQ5 for more information.
- 2. DQ7 and DQ2 require a valid address when reading status information. Refer to the appropriate subsection for further details.
- 3. When reading write operation status bits, the system must always provide the bank address where the Embedded Algorithm is in progress. The device outputs array data if the system addresses a non-busy bank.

**\$29]L032H** \$29**]L032H** \$29**]L**032HA0 May 21, 2004




# **Absolute Maximum Ratings**

Storage Temperature
Plastic Packages
Ambient Temperature with Power Applied
Voltage with Respect to Ground
V <sub>CC</sub> (Note 1)0.5 V to +4.0 V
A9, OE#, and RESET#
(Note 2)
WP#/ACC0.5 V to +10.5 V
All other pins (Note 1)
Output Short Circuit Current (Note 3)

#### Notes:

- 1. Minimum DC voltage on input or I/O pins is -0.5 V. During voltage transitions, input or I/O pins may overshoot  $V_{SS}$  to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input or I/O pins is  $V_{CC}$  +0.5 V. See Figure 8. During voltage transitions, input or I/O pins may overshoot to  $V_{CC}$  +2.0 V for periods up to 20 ns. See Figure 9.
- 2. Minimum DC input voltage on pins A9, OE#, RESET#, and WP#/ACC is -0.5 V. During voltage transitions, A9, OE#, WP#/ACC, and RESET# may overshoot  $V_{SS}$  to -2.0 V for periods of up to 20 ns. See Figure 8. Maximum DC input voltage on pin A9 is +12.5 V which may overshoot to +14.0 V for periods up to 20 ns. Maximum DC input voltage on WP#/ACC is +9.5 V which may overshoot to +12.0 V for periods up to 20 ns.
- 3. No more than one output may be shorted to ground at a time. Duration of the short circuit should not be greater than one second.

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this data sheet is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.






Figure 8. Maximum Negative Overshoot Waveform

guaranteed.

Figure 9. Maximum Positive Overshoot Waveform

# **Operating Ranges**

### Industrial (I) Devices



# **CMOS Compatible**

Parameter Symbol	Parameter Description	Test Condition	ons	Min	Тур	Max	Unit
I <sub>LI</sub>	Input Load Current	$V_{IN} = V_{SS}$ to $V_{CC}$ , $V_{CC} = V_{CC \text{ max}}$				±1.0	μΑ
I <sub>LIT</sub>	A9, OE# and RESET# Input Load Current	$V_{CC} = V_{CC \text{ max}}$ , OE# = OE# or RESET# = 12.	V <sub>IH</sub> ; A9 or 5 V			35	μΑ
I <sub>LO</sub>	Output Leakage Current	$V_{OUT} = V_{SS}$ to $V_{CC}$ , $V_{CC} = V_{CC \text{ max}}$ , OE# =			±1.0	μΑ	
I <sub>LR</sub>	Reset Leakage Current	$V_{CC} = V_{CC \text{ max}}$ ; RESI 12.5 V	ET# =			35	μΑ
		$CE\# = V_{IL}, OE\# = V_{IH},$	5 MHz		10	16	
I <sub>CC1</sub>	V <sub>CC</sub> Active Read Current	Byte Mode	1 MHz		2	4	mA
'CC1	(Notes 1, 2)	CE# = V <sub>IL</sub> , OE# =	5 MHz		10	16	1111/
		V <sub>IH</sub> , Word Mode	1 MHz		2	4	
I <sub>CC2</sub>	V <sub>CC</sub> Active Write Current (Notes 2, 3)	CE# = V <sub>IL</sub> , OE# = V <sub>IH</sub> , WE# = V <sub>IL</sub>			15	30	mA
I <sub>CC3</sub>	V <sub>CC</sub> Standby Current (Note 2)	CE#, RESET# = $V_{CC} \pm$	0.3 V		0.2	5	μΑ
I <sub>CC4</sub>	V <sub>CC</sub> Reset Current (Note 2)	RESET# = $V_{SS} \pm 0.3 \text{ V}$			0.2	5	μΑ
I <sub>CC5</sub>	Automatic Sleep Mode (Notes 2, 4)	$V_{IH} = V_{CC} \pm 0.3 \text{ V};$ $V_{IL} = V_{SS} \pm 0.3 \text{ V}$			0.2	5	μΑ
ı	V <sub>CC</sub> Active Read-While-Program	CE# = V <sub>II</sub> , OE# = V <sub>IH</sub>	Byte		21	45	mΛ
I <sub>CC6</sub>	Current (Notes 1, 2)	$CE\# = V_{IL}, OE\# = V_{IH}$	Word		21	45	mA
ı	V <sub>CC</sub> Active Read-While-Erase	$CE\# = V_{IL}, OE\# = V_{IH}$	Byte		21	45	mΛ
I <sub>CC7</sub>	Current (Notes 1, 2)	$CE\# = V_{IL}, OE\# = V_{IH}$	Word		21	45	- mA
I <sub>CC8</sub>	V <sub>CC</sub> Active Program-While-Erase- Suspended Current (Notes 2, 5)	$CE\# = V_{IL}, OE\# = V_{IH}$			17	35	mA
V <sub>IL</sub>	Input Low Voltage			-0.5		0.8	V
V <sub>IH</sub>	Input High Voltage			0.7 x V <sub>CC</sub>		$V_{CC} + 0.3$	V
V <sub>HH</sub>	Voltage for WP#/ACC Sector Protect/Unprotect and Program Acceleration	V <sub>CC</sub> = 3.0 V ± 10%		8.5		9.5	V
V <sub>ID</sub>	Voltage for Autoselect and Temporary Sector Unprotect	V <sub>CC</sub> = 3.0 V ± 10%		8.5		12.5	V
V <sub>OL</sub>	Output Low Voltage	$I_{OL} = 2.0 \text{ mA}, V_{CC} = V_{CC \text{ min}}$				0.45	V
V <sub>OH1</sub>	Output High Voltage	$I_{OH} = -2.0 \text{ mA}, V_{CC} = V_{CC \text{ min}}$		0.85 x V <sub>CC</sub>			V
V <sub>OH2</sub>	Output High Voltage	$I_{OH} = -100 \ \mu A, \ V_{CC} =$	V <sub>CC min</sub>	V <sub>CC</sub> -0.4			
V <sub>LKO</sub>	Low V <sub>CC</sub> Lock-Out Voltage (Note 5)			2.3	2.4	2.5	V


### Notes:

- 1. The  $I_{CC}$  current listed is typically less than 2 mA/MHz, with OE# at  $V_{IH}$ .
- 2. Maximum  $I_{CC}$  specifications are tested with  $V_{CC} = V_{CC} max$ .
- 3.  $I_{\rm CC}$  active while Embedded Erase or Embedded Program is in progress.
- 4. Automatic sleep mode enables the low power mode when addresses remain stable for  $t_{ACC}$  + 30 ns. Typical sleep mode current is 200 nA.
- 5. Not 100% tested.

**46** S29JL032H S29JL032HA0 May 21, 2004




# DC Characteristics Zero-Power Flash



Note: Addresses are switching at 1 MHz

Figure I0. I<sub>CCI</sub> Current vs. Time (Showing Active and Automatic Sleep Currents)




*Note: T = 25 °C* 

Figure II. Typical I<sub>CCI</sub> vs. Frequency



# **Test Conditions**



**Note:** Diodes are IN3064 or equivalent

Figure I2. Test Setup

**Table 1. Test Specifications** 

Test Condition	55, 60	70, 90	Unit					
Output Load		1 TTL gate						
Output Load Capacitance, C <sub>L</sub> (including jig capacitance)	30	100	pF					
Input Rise and Fall Times		5						
Input Pulse Levels	0.0	or Vcc	V					
Input timing measurement reference levels	0.5	0.5 Vcc						
Output timing measurement reference levels	0.5	0.5 Vcc						

# **Key To Switching Waveforms**

WAVEFORM	INPUTS	OUTPUTS						
	Steady							
	Cha	inging from H to L						
	Cha	inging from L to H						
XXXXX	Don't Care, Any Change Permitted	Changing, State Unknown						
$\longrightarrow$	Does Not Apply	Center Line is High Impedance State (High Z)						




Figure I3. Input Waveforms and Measurement Levels

**48 \$29]L032H** \$29]L032HA0 May 21, 2004



# **AC Characteristics Read-Only Operations**

Param	eter				9	Speed (	Option	S		
JEDEC Std.		Description	Test Setup		55	60	70	90	Unit	
t <sub>AVAV</sub>	t <sub>RC</sub>	Read Cycle Time (Note 1)		Min	55	60	70	90	ns	
t <sub>AVQV</sub>	t <sub>ACC</sub>	Address to Output Delay	CE#, OE# = V <sub>IL</sub>	Max	55	60	70	90	ns	
t <sub>ELQV</sub>	t <sub>CE</sub>	Chip Enable to Output Dela	OE# = V <sub>IL</sub>	Max	55	60	70	90	ns	
t <sub>GLQV</sub>	t <sub>OE</sub>	Output Enable to Output De		Max	25		30	35	ns	
t <sub>EHQZ</sub>	t <sub>DF</sub>	Chip Enable to Output High	Z (Notes 1, 3)		Max	16			ns	
t <sub>GHQZ</sub>	t <sub>DF</sub>	Output Enable to Output Hi	gh Z (Notes 1, 3)		Max	16				ns
t <sub>AXQX</sub>	t <sub>OH</sub>	•	Output Hold Time From Addresses, CE# or OE#, Whichever Occurs First			0				ns
		Output Enable Hold Time	Read		Min		(	)		ns
	t <sub>OEH</sub>	Output Enable Hold Time (Note 1)	Toggle and Data# Polling		Min	ĺ	5	1	0	ns

#### Notes:

- 1. Not 100% tested.
- 2. See 12 and Table 1 for test specifications
- 3. Measurements performed by placing a 50 ohm termination on the data pin with a bias of  $V_{CC}/2$ . The time from OE# high to the data bus driven to  $V_{CC}/2$  is taken as  $t_{DF}$





Figure I4. Read Operation Timings



# **Hardware Reset (RESET#)**

Paran	neter				
JEDEC	Std	Description	All Speed Options	Unit	
	t <sub>Ready</sub>	RESET# Pin Low (During Embedded Algorithms) to Read Mode (See Note)	Max	20	μs
	t <sub>Ready</sub>	RESET# Pin Low (NOT During Embedded Algorithms) to Read Mode (See Note)	Max	500	ns
	t <sub>RP</sub>	RESET# Pulse Width	Min	500	ns
	t <sub>RH</sub>	Reset High Time Before Read (See Note)	Min	50	ns
	t <sub>RPD</sub>	RESET# Low to Standby Mode	Min	20	μs
	t <sub>RB</sub>	RY/BY# Recovery Time	Min	0	ns

Note: Not 100% tested.



Reset Timings during Embedded Algorithms




Figure I5. Reset Timings

**S29JL032H** S29JL032HA0 May 21, 2004



# Word/Byte Configuration (BYTE#)

Parameter								
JEDEC Std.		Description		55	60	70	90	Unit
	t <sub>ELFL</sub> /t <sub>ELFH</sub>	CE# to BYTE# Switching Low or High	Max	5				ns
	t <sub>FLQZ</sub>	BYTE# Switching Low to Output HIGH Z	Max	16				ns
	t <sub>FHQV</sub>	BYTE# Switching High to Output Active	Min	55	60	70	90	ns







Figure 16. BYTE# Timings for Read Operations



**Note:** Refer to the Erase/Program Operations table for  $t_{AS}$  and  $t_{AH}$  specifications.

Figure 17. BYTE# Timings for Write Operations

**52 \$29]L032H** \$29]L032HA0 May 21, 2004




# **Erase and Program Operations**

Parar	neter					Speed	Options	3	
JEDEC	Std	Description			55	60	70	90	Uni t
t <sub>AVAV</sub>	t <sub>WC</sub>	Write Cycle Time (Note 1)		Min	55	60	70	90	ns
t <sub>AVWL</sub>	t <sub>AS</sub>	Address Setup Time		Min		(	)		ns
	t <sub>ASO</sub>	Address Setup Time to OE# low during togo polling	gle bit	Min		1	2		ns
t <sub>WLAX</sub>	t <sub>AH</sub>	Address Hold Time		Min	30	35	40	45	ns
	t <sub>AHT</sub>	Address Hold Time From CE# or OE# high during toggle bit polling		Min	0			ns	
t <sub>DVWH</sub>	t <sub>DS</sub>	Data Setup Time		Min	30	35	40	45	ns
t <sub>WHDX</sub>	t <sub>DH</sub>	Data Hold Time			0				
	t <sub>OEPH</sub>	Output Enable High during toggle bit polling				2	0		ns
t <sub>GHWL</sub>	t <sub>GHWL</sub>	Read Recovery Time Before Write (OE# High to WE# Low)				(	)		ns
t <sub>ELWL</sub>	t <sub>CS</sub>	CE# Setup Time		Min	0				ns
t <sub>WHEH</sub>	t <sub>CH</sub>	CE# Hold Time		Min	0			ns	
t <sub>WLWH</sub>	t <sub>WP</sub>	Write Pulse Width		Min	25	25	30	35	ns
t <sub>WHDL</sub>	t <sub>WPH</sub>	Write Pulse Width High		Min	25	25	30	30	ns
	t <sub>SR/W</sub>	Latency Between Read and Write Operation	1S	Min	0				ns
	_	December of the Constitution (National)	Byte	Тур			4		
t <sub>WHWH1</sub>	t <sub>WHWH1</sub>	Programming Operation (Note 2)	Word	Тур	6			μs	
t <sub>WHWH1</sub>	t <sub>WHWH1</sub>	Accelerated Programming Operation, Byte or Word (Note 2)	Accelerated Programming Operation,		4			μs	
t <sub>WHWH2</sub>	t <sub>WHWH2</sub>	Sector Erase Operation (Note 2)		Тур	0.4			sec	
	t <sub>VCS</sub>	V <sub>CC</sub> Setup Time (Note 1)	V <sub>CC</sub> Setup Time (Note 1)		50			μs	
	t <sub>RB</sub>	Write Recovery Time from RY/BY#	Write Recovery Time from RY/BY#		0			ns	
	t <sub>BUSY</sub> Program/Erase Valid to RY/BY# Delay			Max	90				ns

### Notes:

- 1. Not 100% tested.
- 2. See the "Erase And Programming Performance" section for more information.





### Notes:

- 1.  $PA = program \ address, \ PD = program \ data, \ D_{OUT}$  is the true data at the program address.
- 2. Illustration shows device in word mode.

Figure 18. Program Operation Timings





Figure I9. Accelerated Program Timing Diagram





### Notes:

- 1. SA = sector address (for Sector Erase), VA = Valid Address for reading status data (see "Write Operation Status".
- 2. These waveforms are for the word mode.

Figure 20. Chip/Sector Erase Operation Timings







Figure 21. Back-to-back Read/Write Cycle Timings




**Note:** VA = Valid address. Illustration shows first status cycle after command sequence, last status read cycle, and array data read cycle.

Figure 22. Data# Polling Timings (During Embedded Algorithms)


**S29]L032H** S29]L032HA0 May 21, 2004





Note: VA = Valid address; not required for DQ6. Illustration shows first two status cycle after command sequence, last status read cycle, and array data read cycle

Figure 23. Toggle Bit Timings (During Embedded Algorithms)



**Note:** DQ2 toggles only when read at an address within an erase-suspended sector. The system may use OE# or CE# to toggle DQ2 and DQ6.

Figure 24. DQ2 vs. DQ6



# **Temporary Sector Unprotect**

Param	eter				
JEDEC Std		Description		All Speed Options	Unit
	t <sub>VIDR</sub>	V <sub>ID</sub> Rise and Fall Time (See Note)	Min	500	ns
t <sub>VHH</sub>		V <sub>HH</sub> Rise and Fall Time (See Note)	Min	250	ns
	t <sub>RSP</sub>	RESET# Setup Time for Temporary Sector Unprotect	Min	4	μs
	t <sub>RRB</sub>	RESET# Hold Time from RY/BY# High for Temporary Sector Unprotect	Min	4	μs

Note: Not 100% tested.




Figure 25. Temporary Sector Unprotect Timing Diagram

**529JL032H** 529JL032HA0 May 21, 2004






Figure 26. Sector/Sector Block Protect and Unprotect Timing Diagram



# **Alternate CE# Controlled Erase and Program Operations**


Parai	neter					Speed	Options		
JEDEC	Std.	Description			55	60	70	90	Unit
t <sub>AVAV</sub>	t <sub>WC</sub>	Write Cycle Time (Note 1)		Min	55	55	70	90	ns
t <sub>AVWL</sub>	t <sub>AS</sub>	Address Setup Time	Min			ns			
t <sub>ELAX</sub>	t <sub>AH</sub>	Address Hold Time	Min	30	35	40	45	ns	
t <sub>DVEH</sub>	t <sub>DS</sub>	Data Setup Time	Min	30	35	40	45	ns	
t <sub>EHDX</sub>	t <sub>DH</sub>	Data Hold Time			0				ns
t <sub>GHEL</sub>	t <sub>GHEL</sub>	Read Recovery Time Before Write (OE# High to WE# Low)	Min	0				ns	
t <sub>WLEL</sub>	t <sub>WS</sub>	WE# Setup Time		Min	0				ns
t <sub>EHWH</sub>	t <sub>WH</sub>	WE# Hold Time		Min	0				ns
t <sub>ELEH</sub>	t <sub>CP</sub>	CE# Pulse Width		Min	25	25	30	35	ns
t <sub>EHEL</sub>	t <sub>CPH</sub>	CE# Pulse Width High		Min	25	25	30	30	ns
1		Programming Operation	Byte	Тур		4	1		
t <sub>WHWH1</sub>	t <sub>WHWH1</sub>	(Note 2)	Word	Тур	6				μs
t <sub>WHWH1</sub>	t <sub>WHWH1</sub>	Accelerated Programming Operation, Byte or Word (Note 2)		Тур	4				μs
t <sub>WHWH2</sub>	t <sub>WHWH2</sub>	Sector Erase Operation (Note 2)		Тур		0	.4		sec

### Notes:

- 1. Not 100% tested.
- 2. See the "Erase And Programming Performance" section for more information.

**S29JL032H** S29JL032HA0 May 21, 2004





### Notes:

- 1. Figure indicates last two bus cycles of a program or erase operation.
- 2. PA = program address, SA = sector address, PD = program data.
- 3. DQ7# is the complement of the data written to the device.  $D_{OUT}$  is the data written to the device.
- 4. Waveforms are for the word mode.

Figure 27. Alternate CE# Controlled Write (Erase/Program) Operation Timings



# **Erase And Programming Performance**

Parameter		Typ (Note 1)	Max (Note 2)	Unit	Comments	
Sector Erase Time		0.4	2	sec	Excludes 00h programming	
Chip Erase Time		28		sec	prior to erasure (Note 4)	
Byte Program Time		4	80	μs		
Word Program Time		6	100	μs		
Accelerated Byte/Word Program Time		4	70	μs	Excludes system level	
Chip Program Time (Note 3)	Byte Mode	12.6	50		overhead (Note 5)	
	Word Mode	12	35	sec		
	Accelerated Mode	10	30			

#### Notes:

- Typical program and erase times assume the following conditions: 25°C, V<sub>CC</sub> = 3.0 V, 100,000 cycles; checkerboard data pattern.
- 2. Under worst case conditions of  $90^{\circ}$ C,  $V_{CC} = 2.7$  V, 1,000,000 cycles.
- 3. The typical chip programming time is considerably less than the maximum chip programming time listed, since most bytes program faster than the maximum program times listed.
- 4. In the pre-programming step of the Embedded Erase algorithm, all bytes are programmed to 00h before erasure.
- 5. System-level overhead is the time required to execute the two- or four-bus-cycle sequence for the program command. See Table 13 for further information on command definitions.
- 6. The device has a minimum cycling endurance of 100,000 cycles per sector.

# **TSOP Pin Capacitance**

Parameter Symbol	Parameter Description	Test S	etup	Тур	Max	Unit
C <sub>IN</sub>	Input Capacitance	$V_{IN} = 0$	TSOP	6	7.5	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0	TSOP	8.5	12	pF
C <sub>IN2</sub>	Control Pin Capacitance	$V_{IN} = 0$	TSOP	7.5	9	pF

### Notes:


- 1. Sampled, not 100% tested.
- 2. Test conditions  $T_A = 25$ °C, f = 1.0 MHz.

62 S29JL032H S29JL032H S29JL032HA0 May 21, 2004



# **Physical Dimensions**

### TS 048—48-Pin Standard TSOP



Package	TS/TSR 048				
Jedec	MO-142 (D) DD				
Symbol	MIN	NOM	MAX		
Α	_	_	1.20		
A1	0.05	_	0.15		
A2	0.95	1.00	1.05		
b1	0.17	0.20	0.23		
b	0.17	0.22	0.27		
c1	0.10	_	0.16		
С	0.10	_	0.21		
D	19.80	20.00	20.20		
D1	18.30	18.40	18.50		
E	11.90	12.00	12.10		
е	0.50 BASIC				
L	0.50	0.60	0.70		
θ	0°	_	8°		
R	0.08	-	0.20		
N	48				

- CONTROLLING DIMENSIONS ARE IN MILLIMETERS (mm). (DIMENSIONING AND TOLERANCING CONFORMS TO ANSI Y14.5M-1982)
- PIN 1 IDENTIFIER FOR REVERSE PIN OUT (DIE UP).
- PIN 1 IDENTIFIER FOR REVERSE PIN OUT (DIE DOWN), INK OR LASER MARK.
- TO BE DETERMINED AT THE SEATING PLANE C-. THE SEATING PLANE IS DEFINED AS THE PLANE OF CONTACT THAT IS MADE WHEN THE PACKAGE LEADS ARE ALLOWED TO REST FREELY ON A FLAT
- DIMENSIONS D1 AND E DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTUSION IS
- DIMENSION 6 DOES NOT INCLUDE DAMBAR PROTUSION. ALLOWABLE DAMBAR PROTUSION SHALL BE 0.08 (0.0031") TOTAL IN EXCESS OF 6 DIMENSION AT MAX. MATERIAL CONDITION. MINIMUM SPACE BETWEEN PROTRUSION AND AN ADJACENT LEAD TO BE 0.07 (0.0028").
- THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10MM (.0039") AND 0.25MM (0.0098") FROM THE LEAD TIP.
- LEAD COPLANARITY SHALL BE WITHIN 0.10mm (0.004") AS MEASURED FROM THE SEATING PLANE.
- DIMENSION "e" IS MEASURED AT THE CENTERLINE OF THE LEADS.

3355 \ 16-038.10c



# **Revision Summary**

Revision A (May 21, 2004)

Initial release.

### **Trademarks and Notice**

The contents of this document are subject to change without notice. This document may contain information on a Spansion product under development by FASL LLC. FASL LLC reserves the right to change or discontinue work on any product without notice. The information in this document is provided "as is" without warranty or guarantee of any kind as to its accuracy, completeness, operability, fitness for particular purpose, merchantability, non-infringement of third-party rights, or any other warranty, express, implied, or statutory. FASL LLC assumes no liability for any damages of any kind arising out of the use of the information in this document.

Copyright © 2004 FASL LLC. All rights reserved. Spansion, the Spansion logo, MirrorBit, combinations thereof, and ExpressFlash are trademarks of FASL LLC. Other company and product names used in this publication are for identification purposes only and may be trademarks of their respective companies.

**64 \$29]L032H** \$29]L032HAO May 21, 2004