

September 1998

SCAN18374T D Flip-Flop with TRI-STATE® Outputs


General Description

The SCAN18374T is a high speed, low-power D-type flip-flop featuring separate D-type inputs organized into dual 9-bit bytes with byte-oriented clock and output enable control signals. This device is compliant with IEEE 1149.1 Standard Test Access Port and BOUNDARY-SCAN Architecture with the incorporation of the defined BOUNDARY-SCAN test logic and test access port consisting of Test Data Input (TDI), Test Data Out (TDO), Test Mode Select (TMS), and Test Clock (TCK).

Features

- IEEE 1149.1 (JTAG) Compliant
- Buffered positive edge-triggered clock
- TRI-STATE outputs for bus-oriented applications
- 9-bit data busses for parity applications
- Reduced-swing outputs source 24 mA/sink 48 mA (Mil)
- \blacksquare Guaranteed to drive 50Ω transmission line to TTL input levels of 0.8V and 2.0V
- TTL compatible inputs
- 25 mil pitch Cerpack packaging
- Includes CLAMP and HIGHZ instructions
- Standard Microcircuit Drawing (SMD) 5962-9320701

Connection Diagram



Pin Names Description	
AOE₁, BOE₁	TRI-STATE Output Enable Inputs
AO ₍₀₋₈₎ , BO ₍₀₋₈₎	TRI-STATE Outputs

Pin Names	Description
AI ₍₀₋₈₎ , BI ₍₀₋₈₎	Data Inputs
ACP, BCP	Clock Pulse Inputs

TRI-STATE® is a registered trademark of National Semiconductor Corporation.

Truth Tables

	Inputs		AO ₍₀₋₈₎				
ACP	ACP AOE ₁ AI ₍₀₋₈₎						
Х	Н	Х	Z				
N	L	L	L				
N	L	Н	Н				
	Inputs						

	Inputs		BO ₍₀₋₈₎
ВСР	BOE₁	BI ₍₀₋₈₎	
Х	Н	Х	Z
N	L	L	L
N	L	Н	Н

H= HIGH Voltage Level L= LOW Voltage Level

X= Immaterial


Z= High Impedance N= L-to-H Transition

Functional Description

The SCAN18374 consists of two sets of nine edge-triggered flip-flops with individual D-type inputs and TRI-STATE true outputs. The buffered clock and buffered Output Enable pins are common to all flip-flops. Each set of the nine flip-flops will store the state of their individual D inputs that meet the setup and hold time requirements on the LOW-to-HIGH Clock


(ACP or BCP) transition. With the Output Enable (\overline{AOE}_1 or BOE₁) LOW, the contents of the nine flip-flops are available at the outputs. When the Output Enable is HIGH, the outputs go to the high impedance state. Operation of the Output Enable input does not affect the state of the flip-flops.

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Block Diagrams



Note: BSR stands for Boundary Scan Register

Block Diagrams (Continued) Tap Controller - TO BSR [41] FROM BSR [0] BYPASS REGISTER INSTRUCTION REGISTER INSTRUCTION TRI-STATE TEST ACCESS PORT (TAP) DS100322-3 Byte-B BSR 18-26 NON-INVERTING FLIP-FLOP -BO [0-8] INSTRUCTION TRI-STATE BSR 37 TYPE1 TYPE2 DS100322-4 Note: BSR stands for Boundary Scan Register

Description of Boundary-Scan Circuitry

The scan cells used in the BOUNDARY-SCAN register are one of the following two types depending upon their location. Scan cell TYPE1 is intended to solely observe system data, while TYPE2 has the additional ability to control system data. (See IEEE Standard 1149.1 Figure 10–11 for a further description of scan cell TYPE1 and Figure 10–12 for a further description of scan cell TYPE2.)

Scan cell TYPE1 is located on each system input pin while scan cell TYPE2 is located at each system output pin as well as at each of the two internal active-high output enable signals. AOE controls the activity of the A-outputs while BOE controls the activity of the B-outputs. Each will activate their respective outputs by loading a logic high.

The BYPASS register is a single bit shift register stage identical to scan cell TYPE1. It captures a fixed logic low.


Bypass Register Scan Chain Definition



The INSTRUCTION register is an eight-bit register which captures the value 00111101.


The two least significant bits of this captured value (01) are required by IEEE Std 1149.1. The upper six bits are unique to the SCAN18374T device. SCAN CMOS Test Access Logic devices do not include the IEEE 1149.1 optional identification register. Therefore, this unique captured value can be used as a "pseudo ID" code to confirm that the correct device is placed in the appropriate location in the boundary scan chain.


Instruction Register Scan Chain Definition



$MSB \rightarrow LSB$

Instruction Code	Instruction
00000000	EXTEST
10000001	SAMPLE/PRELOAD
10000010	CLAMP
00000011	HIGHZ
All Others	BYPASS





Description of Boundary-Scan Circuitry (Continued) **Boundary-Scan Register Definition Index**

Bit No.	Pin Name	Pin No.	Pin Type	Scan C	ell Type
41	ĀOE₁	3	Input	TYPE1	Control
40	ACP	54	Input	TYPE1	Signals
39	AOE		Internal	TYPE2	
38	BOE₁	26	Input	TYPE1	
37	BCP	31	Input	TYPE1	
36	BOE		Internal	TYPE2	
35	Alo	55	Input	TYPE1	A–in
34	AI ₁	53	Input	TYPE1	
33	Al ₂	52	Input	TYPE1	
32	Al ₃	50	Input	TYPE1	
31	Al ₄	49	Input	TYPE1	
30	Al ₅	47	Input	TYPE1	
29	Al ₆	46	Input	TYPE1	
28	Al ₇	44	Input	TYPE1	
27	Al ₈	43	Input	TYPE1	
26	Blo	42	Input	TYPE1	B-in
25	BI₁	41	Input	TYPE1	
24	Bl ₂	39	Input	TYPE1	
23	BI ₃	38	Input	TYPE1	
22	BI ₄	36	Input	TYPE1	
21	BI ₅	35	Input	TYPE1	
20	BI ₆	33	Input	TYPE1	
19	BI ₇	32	Input	TYPE1	
18	BI ₈	30	Input	TYPE1	
17	AO ₀	2	Output	TYPE2	A-out
16	AO ₁	4	Output	TYPE2	
15	AO ₂	5	Output	TYPE2	
14	AO ₃	7	Output	TYPE2	
13	AO ₄	8	Output	TYPE2	
12	AO ₅	10	Output	TYPE2	
11	AO ₆	11	Output	TYPE2	
10	AO ₇	13	Output	TYPE2	
9	AO ₈	14	Output	TYPE2	
8	BO ₀	15	Output	TYPE2	B-out
7	BO₁	16	Output	TYPE2	
6	BO ₂	18	Output	TYPE2	
5	BO ₃	19	Output	TYPE2	
4	BO ₄	21	Output	TYPE2	
3	BO ₅	22	Output	TYPE2	
2	BO ₆	24	Output	TYPE2	
1	BO ₇	25	Output	TYPE2	
0	BO ₈	27	Output	TYPE2	

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V_{CC}) -0.5V to +7.0V

DC Input Diode Current (IIK)

DC Output Diode Current (IOK)

DC Output Voltage (V_O) -0.5V to V_{CC} +0.5V

DC Output Source/Sink Current (I_O) ±70 mA

DC V_{CC} or Ground Current

Per Output Pin ±70 mA

Junction Temperature

Cerpack +175°C

Storage Temperature -65°C to +150°C

ESD (Min) 2000V

Recommended Operating Conditions

Supply Voltage (V_{CC})

Operating Temperature (T_A)

 $\begin{array}{ccc} \mbox{Military} & -55\mbox{°C to } +125\mbox{°C} \\ \mbox{Minimum Input Edge Rate dV/dt} & 125\mbox{ mV/ns} \\ \end{array}$

V_{IN} from 0.8V to 2.0V

V_{CC} @ 4.5V, 5.5V

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. National does not recommend operation of SCAN circuits outside databook specifications.

DC Electrical Characteristics

Symbol	Parameter	V _{cc}	Military	Units	Conditions	
		(V)	T _A = -55°C to +125°C	1		
		Guaranteed Limits		1		
V _{IH}	Minimum High	4.5	2.0	V	V _{OUT} = 0.1V	
	Input Voltage	5.5	2.0		or V _{CC} -0.1V	
V _{IL}	Maximum Low	4.5	0.8	V	V _{OUT} = 0.1V	
	Input Voltage	5.5	0.8		or V _{CC} -0.1V	
V _{OH}	Minimum High	4.5	3.15	V	I _{OUT} = -50 μA	
	Output Voltage	5.5	4.15			
		4.5	2.4	V	$V_{IN} = V_{IL} \text{ or } V_{IH}$	
		5.5	2.4		$I_{OH} = -24 \text{ mA}$	
V _{OL}	Maximum Low	4.5	0.1	V	I _{OUT} = 50 μA	
	Output Voltage	5.5	0.1			
		4.5	0.55	V	$V_{IN} = V_{IL} \text{ or } V_{IH}$	
		5.5	0.55		I _{OL} = 48 mA	
I _{IN}	Maximum Input	5.5	±1.0	μA	$V_I = V_{CC}$, GND	
	Leakage Current					
I _{IN}	Maximum Input	5.5	3.7	μA	V _I = V _{CC}	
TDI, TMS	Leakage		-385	μA	V _I = GND	
	Minimum Input Leakage	5.5	-160	μA	V _I = GND	
I _{OLD}	Minimum Dynamic	5.5	63	mA	V _{OLD} = 0.8V Max	
I _{OHD}	Output Current (Note 3)		-27	mA	V _{OHD} = 2.0V Min	
l _{oz}	Maximum Output Leakage Current	5.5	±10.0	μА	V_{I} (OE) = V_{IL} , V_{IH}	
I _{os}	Output Short	5.5	-100	mA	V _O = 0V	
	Circuit Current			(min)		
I _{cc}	Maximum Quiescent	5.5	168	μA	V _O = Open	
	Supply Current				TDI, TMS = V _{CC}	
		5.5	930	μA	V _O = Open	
					TDI, TMS = GND	

DC Electrical Characteristics (Continued)

Symbol	Parameter	V _{cc}	Military	Units	Conditions
		(V)	T _A = -55°C to +125°C	1	
			Guaranteed Limits		
I _{CCt}	Maximum I _{CC}	5.5	2.0	mA	$V_I = V_{CC} - 2.1V$
	Per Input	5.5	2.15		$V_I = V_{CC} - 2.1V$ TDI/TMS Pin, Test One
					with the Other Floating

Note 2: All outputs loaded; thresholds associated with output under test.

Note 3: Maximum test duration 2.0 ms, one output loaded at a time.

Noise Specifications

Symbol	Parameter	V _{cc}	Military	Units
		(V)	T _A = -55°C to +125°C	
			Guaranteed Limits	
V _{OLP}	Maximum High Output Noise (Notes 4, 5)	5.0	0.8	V
V _{OLV}	Minimum Low Output Noise (Notes 4, 5)	5.0	-0.8	V

Note 4: Maximum number of outputs that can switch simultaneously is n. (n - 1) outputs are switched LOW and one output held LOW.

Note 5: Maximum number of outputs that can switch simultaneously is n. (n - 1) outputs are switched HIGH and one output held HIGH.

AC Electrical Characteristics

Normal Operation

Symbol	Parameter	V _{cc} (V)	Mili	Military	
		(V) (Note 6)	T _A = -55°C to +125°C		
		(Note 6)	C _L =	50 pF	
			Min	Max	
t _{PLH} ,	Propagation Delay	5.0	2.5	11.0	ns
t _{PHL}	CP to Q		2.5	12.0	
t _{PLZ} ,	Disable Time	5.0	1.5	10.5	ns
t _{PHZ}			1.5	10.3	
t _{PZL} ,	Enable Time	5.0	2.0	13.0	ns
t _{PZH}			2.0	11.0	

AC Operating Requirements

Normal Operation

Symbol	Parameter	V _{cc}	Military	Units
		(V) (Note 6)	$T_A = -55^{\circ}C \text{ to } +125^{\circ}C$	
		(Note o)	C _L = 50 pF	
			Guaranteed Minimum	
t _S	Setup Time, H or L	5.0	3.0	ns
	Data to CP			
t _H	Hold Time, H or L	5.0	1.5	ns
	CP to Data			
t _w	CP Pulse Width	5.0	5.0	ns
f _{max}	Maximum ACP/BCP	5.0	70	MHz
	Clock Frequency			

Note 6: Voltage Range 5.0 is 5.0V ±0.5V.

AC Electrical Characteristics

Symbol	Parameter	V _{CC}	Mili	itary	Units
		(V) (Note 7)	T _A = -55°C to +125°C C _L = 50 pF		
			Min	Max	
t _{PLH} ,	Propagation Delay	5.0	3.5	15.8	ns
t _{PHL}	TCK to TDO		3.5	15.5	
t _{PLZ} ,	Disable Time	5.0	2.5	12.8	ns
t _{PHZ}	TCK to TDO		2.5	12.6	
t _{PZL} ,	Enable Time	5.0	3.0	16.7	ns
t _{PZH}	TCK to TDO		3.0	15.0	
t _{PLH} ,	Propagation Delay	5.0	5.0	21.2	
t _{PHL}	TCK to Data Out		5.0	21.7	ns
	During Update-DR State				
t _{PLH} ,	Propagation Delay	5.0	5.0	21.2	
t _{PHL}	TCK to Data Out		5.0	21.0	ns
	During Update-IR State				
t _{PLH} ,	Propagation Delay	5.0	5.5	21.5	
t _{PHL}	TCK to Data Out		5.5	23.0	ns
	During Test Logic				
	Reset State				
t _{PLZ} ,	Propagation Delay	5.0	4.5	19.6	
t _{PHZ}	TCK to Data Out		4.0	18.9	ns
	During Update-DR State				
t _{PLZ} ,	Propagation Delay	5.0	5.0	22.4	
t_{PHZ}	TCK to Data Out		5.0	22.4	ns
	During Update-IR State				
t _{PLZ} ,	Propagation Delay	5.0	5.5	23.3	
t_{PHZ}	TCK to Data Out		5.0	22.9	ns
	During Test Logic				
	Reset State				
t _{PZL} ,	Propagation Delay	5.0	5.0	22.6	
t_{PZH}	TCK to Data Out		5.0	19.7	ns
	During Update-DR State				
t _{PZL} ,	Propagation Delay	5.0	7.0	26.2	
t_{PZH}	TCK to Data Out		6.5	23.1	ns
	During Update-IR State				
t _{PZL} ,	Propagation Delay	5.0	7.0	27.4	
t_{PZH}	TCK to Data Out		7.0	24.5	ns
	During Test Logic				
	Reset State				

Note 7: Voltage Range 5.0 is 5.0V ±0.5V.

All Propagation Delays involving TCK are measured from the falling edge of TCK.

AC Operating Requirements Scan Test Operation

Symbol	Parameter	V _{CC}	Military	Units
		(V) (Note 8)	T _A = -55°C to +125°C	
			C _L = 50 pF	
			Guaranteed Minimum	
t _S	Setup Time, H or L	5.0	3.0	ns
	Data to TCK (Note 9)			
t _H	Hold Time, H or L	5.0	4.5	ns
	TCK to Data (Note 9)			
t _S	Setup Time, H or L	5.0	3.0	ns
	\overline{AOE}_{1}^{-} , \overline{BOE}_{1}^{-} to TCK (Note 11)			
t _H	Hold Time, H or L	5.0	4.5	ns
	TCK to \overline{AOE}_1^- , \overline{BOE}_1^- (Note 11)			
t _S	Setup Time, H or L	5.0	3.0	ns
	Internal AOE, BOE			
	to TCK (Note 10)			
t _H	Hold Time, H or L	5.0	3.0	ns
	TCK to Internal AOE,			
	BOE (Note 10)			
t _S	Setup Time	5.0	3.0	ns
	ACP, BCP (Note 12) to TCK			
t_H	Hold Time	5.0	3.5	ns
	TCK to ACP, BCP (Note 12)			
t _S	Setup Time, H or L	5.0	8.0	ns
	TMS to TCK			
t_H	Hold Time, H or L	5.0	2.0	ns
	TCK to TMS			
t _S	Setup Time, H or L	5.0	4.0	ns
	TDI to TCK			
t _H	Hold Time, H or L	5.0	4.5	ns
	TCK to TDI			
t_W	Pulse Width TCK	5.0		
	Н		15.0	ns
	L		5.0	
f_{max}	Maximum TCK	5.0	25	MHz
	Clock Frequency			
T_{pu}	Wait Time, Power Up	5.0	100	ns
	to TCK			
T _{dn}	Power Down Delay	0.0	100	ms

Note 8: Voltage Range 5.0 is 5.0V ± 0.5 V.

All Input Timing Delays involving TCK are measured from the rising edge of TCK.

Note 9: This delay represents the timing relationship between the data Input and TCK at the associated scan cells numbered 0–8, 9–17, 18–26 and 27–35.


Note 10: This delay represents the timing relationship between AOE, BOE and TCK at scan cells 36 and 39 only.

Note 11: Timing pertains to BSR 38 and 41 only.


Note 12: Timing pertains to BSR 37 and 40 only.

Capacitance

Symbol	Parameter	Тур	Units	Conditions
C _{IN}	Input Pin Capacitance	4.0	pF	V _{CC} = 5.0V
C _{OUT}	Output Pin Capacitance	13.0	pF	V _{CC} = 5.0V
C _{PD}	Power Dissipation	34.0	pF	V _{CC} = 5.0V
	Capacitance			



Physical Dimensions inches (millimeters) unless otherwise noted



56-Lead Ceramic Flatpak (F) NS Package Number WA56A

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMI-CONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation Americas Tel: 1-800-272-9959

Americas
Tel: 1-800-272-9959
Fax: 1-800-737-7018
Email: support@nsc.com

www.national.com

National Semiconductor Europe

Fax: +49 (0) 1 80-530 85 86 Email: europe.support@nsc.com Deutsch Tel: +49 (0) 1 80-530 85 85 English Tel: +49 (0) 1 80-532 78 32 Français Tel: +49 (0) 1 80-532 93 58 Italiano Tel: +49 (0) 1 80-534 16 80 National Semiconductor Asia Pacific Customer Response Group Tel: 65-2544466 Fax: 65-2504466 Email: sea.support@nsc.com National Semiconductor Japan Ltd. Tel: 81-3-5620-6175 Fax: 81-3-5620-6179