Outputs

SCAN18373T

Transparent Latch with TRI-STATE® Outputs


General Description

The SCAN18373T is a high speed, low-power transparent latch featuring separate data inputs organized into dual 9-bit bytes with byte-oriented latch enable and output enable control signals. This device is compliant with IEEE 1149.1 Standard Test Access Port and Boundary Scan Architecture with the incorporation of the defined boundary-scan test logic and test access port consisting of Test Data Input (TDI), Test Data Out (TDO), Test Mode Select (TMS), and Test Clock (TCK).

Features

- IEEE 1149.1 (JTAG) Compliant
- Buffered active-low latch enable
- TRI-STATE outputs for bus-oriented applications
- 9-bit data busses for parity applications
- Reduced-swing outputs source 24 mA/sink 48 mA
- Guaranteed to drive 50Ω transmission line to TTL input levels of 0.8V and 2.0V
- TTL compatible inputs
- 25 mil pitch Cerpack packaging
- Includes CLAMP and HIGHZ instructions
- Standard Microcircuit Drawing (SMD) 5962-9311801

Connection Diagram



Pin Names	Description
Al ₍₀₋₈₎ , Bl ₍₀₋₈₎	Data Inputs
AI ₍₀₋₈₎ , BI ₍₀₋₈₎ ALE, BLE	Latch Enable Inputs
AOE₁, BOE₁	TRI-STATE Output Enable Inputs
AO ₍₀₋₈₎ , BO ₍₀₋₈₎	TRI-STATE Latch Outputs

Truth Tables

		Inputs		AO (0-8)
ſ	ALE	ĀOE₁	AI (0-8)	
ſ	Χ	Н	X	Z
	Н	L	L	L
	Н	L	Н	Н
	L	L	X	AO_0

	Inputs		BO (0-8)
BLE	BOE ₁	BI (0-8)	
Х	Н	Х	Z
Н	L	L	L
Н	L	Н	Н
L	L	X	BOo

H= HIGH Voltage Level

L= LOW Voltage Level

X= Immaterial

AO₀ = Previous AO before H-to-L transition of ALE

BO₀ = Previous BO before H-to-L transition of BLE

Functional Description

The SCAN18373T consists of two sets of nine D-type latches with TRI-STATE standard outputs. When the Latch Enable (ALE or BLE) input is HIGH, data on the inputs $(\mathsf{AI}_{(0-8)} \text{ or } \mathsf{BI}_{(0-8)}$) enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time its input changes. When Latch Enable is LOW, the latches store the information that was present on the inputs a set-up time preceding the HIGH-to-LOW transition of the


TRI-STATE® is a registered trademark of National Semiconductor Corporation.

Functional Description (Continued)

Latch Enable. The TRI-STATE standard outputs are controlled by the Output Enable (\overline{AOE}_1 or \overline{BOE}_1) input. When Output Enable is LOW, the standard outputs are in the


2-state mode. When Output Enable is HIGH, the standard outputs are in the high impedance mode, but this does not interfere with entering new data into the latches.

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Block Diagrams



Block Diagrams (Continued) Tap Controller - TO BSR [41] FROM BSR[0] BYPASS REGISTER INSTRUCTION REGISTER - INSTRUCTION TRI-STATE TEST ACCESS PORT (TAP) DS100321-3 Byte-B TYPE1 TYPE2 NON-INVERTING TRANSPARENT LATCH BSR 18-26 BSR 0-8 BO [0-8] TYPE1 INSTRUCTION TRI-STATE BSR 37 TYPE 1 TYPE2 BSR 36 DS100321-4 Note 1: BSR stands for Boundary Scan Register.

Description of Boundary-Scan Circuitry

The scan cells used in the BOUNDARY-SCAN register are one of the following two types depending upon their location. Scan cell TYPE1 is intended to solely observe system data, while TYPE2 has the additional ability to control system data. (See IEEE Standard 1149.1 for a further description of scan cell TYPE1 and for a further description of scan cell TYPE2.)

Scan cell TYPE1 is located on each system input pin while scan cell TYPE2 is located at each system output pin as well as at each of the two internal active-high output enable signals. AOE controls the activity of the A-outputs while BOE controls the activity of the B-outputs. Each will activate their respective outputs by loading a logic high.

The BYPASS register is a single bit shift register stage identical to scan cell TYPE1. It captures a fixed logic low.


Bypass Register Scan Chain Definition Logic 0



The INSTRUCTION register is an eight-bit register which captures the value 00111101.

The two least significant bits of this captured value (01) are required by IEEE Std 1149.1. The upper six bits are unique to the SCAN18373T device. SCAN CMOS Test Access Logic devices do not include the IEEE 1149.1 optional identification register. Therefore, this unique captured value can be used as a "pseudo ID" code to confirm that the correct device is placed in the appropriate location in the boundary scan chain


Instruction Register Scan Chain Definition





$MSB \rightarrow LSB$

Instruction Code	Instruction
00000000	EXTEST
10000001	SAMPLE/PRELOAD
10000010	CLAMP
00000011	HIGHZ
All Others	BYPASS

Scan Cell TYPE1







Description of Boundary-Scan Circuitry (Continued)

Boundary-Scan Register Definition Index

Bit No.	Pin Name	Pin No.	Pin Type	Scan Cell Type		
41	AOE ₁	3	Input	TYPE1	Control	
40) ACP	54	Input	TYPE1	Signals	
39) AOE		Internal	TYPE2		
38	BOE ₁	26	Input	TYPE1		
37	BCP	31	Input	TYPE1		
36	BOE		Internal	TYPE2		
35	5 Al _o	55	Input	TYPE1	A-in	
34	₽ AI ₁	53	Input	TYPE1		
33	B Al ₂	52	Input	TYPE1		
32	2 Al ₃	50	Input	TYPE1		
31	I Al ₄	49	Input	TYPE1		
30) Al ₅	47	Input	TYPE1		
29	Al ₆	46	Input	TYPE1		
28	B Al ₇	44	Input	TYPE1		
27	7 Al ₈	43	Input	TYPE1		
26	6 Bl _o	42	Input	TYPE1	B-in	
25	5 BI ₁	41	Input	TYPE1		
24	l Bl ₂	39	Input	TYPE1		
23	B Bl ₃	38	Input	TYPE1		
22	2 Bl ₄	36	Input	TYPE1		
21	l Bl ₅	35	Input	TYPE1		
20) BI ₆	33	Input	TYPE1		
19	BI ₇	32	Input	TYPE1		
18	B BI ₈	30	Input	TYPE1		
17	7 AO ₀	2	Output	TYPE2	A-out	
16	S AO ₁	4	Output	TYPE2		
15	5 AO ₂	5	Output	TYPE2		
14	AO ₃	7	Output	TYPE2		
13	B AO ₄	8	Output	TYPE2		
12	2 AO ₅	10	Output	TYPE2		
11	AO ₆	11	Output	TYPE2		
10) AO ₇	13	Output	TYPE2		
ę	9 AO ₈	14	Output	TYPE2		
8	BO ₀	15	Output	TYPE2	B-out	
7	7 BO₁	16	Output	TYPE2		
6	BO ₂	18	Output	TYPE2		
5	5 BO ₃	19	Output	TYPE2		
2	₽ BO ₄	21	Output	TYPE2		
3	BO ₅	22	Output	TYPE2		
2	2 BO ₆	24	Output	TYPE2		
1	BO ₇	25	Output	TYPE2		
(27	Output	TYPE2		

Absolute Maximum Ratings (Note 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage (V_{CC}) -0.5V to +7.0V

DC Input Diode Current (IIK)

 $V_1 = -0.5V$ -20 mA $V_I = V_{CC} + 0.5V$ +20 mA

DC Output Diode Current (IOK)

 $V_{\rm O} = -0.5 V$ -20 mA $V_{\rm O} = V_{\rm CC} + 0.5 V$ +20 mA

DC Output Voltage (V_O) -0.5V to $V_{\rm CC}$ + 0.5V

DC Output Source/Sink Current (IO) ±70 mA

DC V_{CC} or Ground Current

Per Output Pin ±70 mA

Junction Temperature

Cerpack +175°C

Storage Temperature -65°C to +150°C

2000V ESD (Min)

Recommended Operating Conditions

Supply Voltage (V_{CC})

SCAN Products 4.5V to 5.5V Input Voltage (V_I) 0V to V_{CC} Output Voltage (V_O) 0V to $V_{\rm CC}$

Operating Temperature (T_A)

Military -55°C to +125°C 125 mV/ns

Minimum Input Edge Rate dV/dt

 $V_{\mbox{\scriptsize IN}}$ from 0.8V to 2.0V V_{CC} @ 4.5V, 5.5V

Note 2: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply,

temperature, and output/input loading variables. National does not recommend operation of SCAN circuits outside databook specifications.

DC Electrical Characteristics

Symbol	Parameter	V _{cc}	Military T _A =	Units	Conditions	
		(V)	-55°C to +125°C Guaranteed Limits			
V _{IH}	Minimum High	4.5	2.0	V	V _{OUT} = 0.1V	
. III	Input Voltage	5.5	2.0		or V _{CC} – 0.1V	
V _{IL}	Maximum Low	4.5	0.8	V	V _{OUT} = 0.1V	
IL.	Input Voltage	5.5	0.8		or V _{CC} – 0.1V	
V _{OH}	Minimum High	4.5	3.15	V	I _{OUT} = -50 μA	
OII	Output Voltage	5.5	4.15		001	
	, ,	4.5	2.4	V	V _{IN} = V _{II} or V _{IH}	
		5.5	2.4		I _{OH} = -24 mA	
V _{OI}	Maximum Low	4.5	0.1	V	I _{OUT} = 50 μA	
OL.	Output Voltage	5.5	0.1		001	
		4.5	0.55	V	V _{IN} = V _{II} or V _{IH}	
		5.5	0.55		I _{OL} = 48 mA	
I _{IN}	Maximum Input	5.5	±1.0	μA	$V_1 = V_{CC}$, GND	
	Leakage Current					
I _{IN}	Maximum Input	5.5	3.7	μA	V _I = V _{CC}	
TDI, TMS	Leakage		-385	μA	V _I = GND	
	Minimum Input Leakage	5.5	-160	μA	V _I = GND	
I _{OLD}	(Note 3) Minimum	5.5	63	mA	V _{OLD} = 0.8V Ma	
I _{OHD}	- Dynamic Output Current		-27	mA	V _{OHD} = 2.0V Mir	
l _{oz}	Maximum Output Leakage Current	5.5	±10.0	μА	V_{I} (OE) = V_{IL} , V_{I}	
I _{os}	Output Short Circuit	5.5	-100	mA	V _O = 0V	
	Current			Min		
I _{cc}	Maximum Quiescent	5.5	168	μA	V _O = Open	
	Supply Current				TDI, TMS = V _{CC}	
		5.5	930	μА	V _O = Open	
					TDI, TMS = GNI	

DC Electrical Characteristics (Continued)

			Military		
Symbol	Parameter	V _{cc} (V)	T _A = -55°C to +125°C	Units	Conditions
			Guaranteed Limits		
I _{CCt}	Maximum I _{CC} per Input	5.5	2.0	mA	$V_{I} = V_{CC} - 2.1V$
					$V_{I} = V_{CC} - 2.1V$
		5.5	2.15	mA	TDI/TMS Pin,
					Test One with the
					Other Floating

Note 3: Maximum test duration 2.0 ms, one output loaded at a time.

Note 4: All outputs loaded; thresholds associated with output under test.

Note 5: Maximum test duration 2.0 ms, one output loaded at a time.

Noise Specifications

		V _{cc}	Military		Fig.
Symbol	Parameter	(V)	T _A = -55°C to +125°C Guaranteed Limits	Units	No.
V _{OLP}	Maximum High		0.8		
	Output Noise	5.0		V	
	(Notes 6, 7)				
V _{OLV}	Minimum Low		-0.8		
	Output Noise	5.0		V	
	(Notes 6, 7)				

Note 6: Maximum number of outputs that can switch simultaneously is n. (n-1) outputs are switched LOW and one output held LOW.

Note 7: Maximum number of outputs that can switch simultaneously is n. (n-1) outputs are switched HIGH and one output held HIGH.

AC Electrical Characteristics

Normal Operation

Symbol	Parameter	V _{CC} (V) (Note 8)	Military T _A =-55°C to +125°C C _L = 50 pF		Units	Fig. No.
		(**************************************	Min	Max		
t _{PLH} ,	Propagation	5.0	2.5	11.0	ns	
t _{PHL}	Delay, D to Q		2.5	11.5		
t _{PLH} ,	Propagation	5.0	2.5	12.0	ns	
t _{PHL}	Delay, LE to Q		2.5	13.0		
t _{PLZ} ,	Disable Time	5.0	1.5	11.0	ns	
t_{PHZ}			1.5	10.3		
t _{PZL} ,	Enable Time	5.0	2.0	13.5	ns	
t _{PZH}			2.0	11.5		

Note 8: Voltage Range 5.0 is 5.0V ±0.5V.

AC Operating Requirements

Normal Operation

Symbol	Parameter	V _{cc} (V) (Note 9)	Military $T_A = -55^{\circ}C \text{ to } +125^{\circ}C$ $C_L = 50 \text{ pF}$ Guaranteed Minimum	Units	Fig. No.
	Cotum Times III av I	F 0			
us	Setup Time, H or L	5.0	3.0	ns	

AC Operating Requirements (Continued)

Normal Operation

Symbol	Parameter	V _{cc} (V) (Note 9)	Military T _A = -55°C to +125°C C _L = 50 pF Guaranteed Minimum	Units	Fig. No.
	Data to LE				
t _H	Hold Time, H or L	5.0	1.5	ns	
	LE to Data				
t _W	LE Pulse Width	5.0	5.0	ns	

Note 9: Voltage Range 5.0 is 5.0V ±0.5V.

AC Electrical Characteristics

Scan Test Operation

Symbol	Parameter	V _{cc} (V)	T _A =-55°C	to +125°C	Units	Fig. No.
Зушьог	raiailletei	(Note 10)	C _L =	50 pF	Offics	
			Min	Max		
t _{PLH} ,	Propagation Delay	5.0	3.5	15.8	ns	
t_{PHL}	TCK to TDO		3.5	15.8		
t _{PLZ} ,	Disable Time	5.0	2.5	12.8	ns	
t_{PHZ}	TCK to TDO		2.5	12.8		
t _{PZL} ,	Enable Time	5.0	3.0	16.7	ns	
t _{PZH}	TCK to TDO		3.0	16.7		
t _{PLH} ,	Propagation Delay		5.0	21.7		
t _{PHL}	TCK to Data Out	5.0	5.0	21.7	ns	
	during Update-DR	5.0				
	State					
t _{PLH} ,	Propagation Delay		5.0	22.0		
t_{PHL}	TCK to Data Out	5.0	5.0	22.0	ns	
	during Update-IR	3.0				
	State					
t _{PLH} ,	Propagation Delay		5.5	23.0		
t_{PHL}	TCK to Data Out	5.0			ns	
	during Test Logic	3.0	5.5	23.0		
	Reset State					
t _{PLZ} ,	Propagation Delay		4.0	19.6		
t_{PHZ}	TCK to Data Out	5.0	4.0	19.6	ns	
	during Update-DR	3.0				
	State					
t _{PLZ} ,	Propagation Delay		5.0	22.4		
t_{PHZ}	TCK to Data Out	5.0	5.0	22.4	ns	
	during Update-IR					
	State					
t_{PLZ} ,	Propagation Delay		5.0	23.3		
t_{PHZ}	TCK to Data Out	5.0			ns	
	during Test Logic		5.0	23.3		
	Reset State					
t_{PZL} ,	Propagation Delay		5.0	22.6		
t_{PZH}	TCK to Data Out	5.0	5.0	22.6	ns	
	during Update-DR State					

AC Electrical Characteristics (Continued)

Scan Test Operation

Symbol	Parameter	V _{CC} (V) (Note 10)	Military T _A =-55°C to +125°C C _L = 50 pF			Fig. No.
					Units	
			Min	Max		
t _{PZL} ,	Propagation Delay		6.5	26.2		
t _{PZH}	TCK to Data Out	5.0	6.5	26.2	ns	
	during Update-IR					
	State					
t _{PZL} ,	Propagation Delay		7.0	27.4		
t _{PZH}	TCK to Data Out	5.0			ns	
	during Test Logic		7.0	27.4		
	Reset State					

Note 10: Voltage Range 5.0 is 5.0V ±0.5V.

All propagation delays involving TCK are measured from the falling edge of TCK.

AC Operating Requirements Scan Test Operation

Symbol	Parameter	V _{CC} (V) (Note 11)	Military $T_A = -55^{\circ}C \text{ to } +125^{\circ}C$ $C_L = 50 \text{ pF}$ Guaranteed Minimum	Units	Fig. No.
t _S	Setup Time,	5.0	3.0	ns	
	Data to TCK (Note 13)				
t _H	Hold Time,	5.0	5.5	ns	
	TCK to Data (Note 13)				
t _S	Setup Time, H or L	5.0	3.0	ns	
	AOE₁, BOE₁ to TCK (Note 15)				
t _H	Hold Time, H or L	5.0	4.5	ns	
	TCK to \overline{AOE}_1 , \overline{BOE}_1 (Note 15)				
t _S	Setup Time, H or L				
	Internal AOE, BOE,	5.0	3.0	ns	
	to TCK (Note 14)				
t _H	Hold Time, H or L				
	TCK to Internal	5.0	3.0	ns	
	AOE, BOE (Note 14)				
t _S	Setup Time	5.0	3.0	ns	
-	ALE, BLE (Note 12) to TCK				
t _H	Hold Time	5.0	4.0	ns	
**	TCK to ALE, BLE (Note 12)				
t _S	Setup Time, H or L	5.0	8.0	ns	
Ü	TMS to TCK				
t _H	Hold Time, H or L	5.0	2.0	ns	
**	TCK to TMS				
t _S	Setup Time, H or L	5.0	4.0	ns	
	TDI to TCK				
t _H	Hold Time, H or L	5.0	4.5	ns	
	TCK to TDI				
t _W	Pulse Width TCK	5.0			
'W	H		12.0	ns	
	 L		5.0		
f _{max}	Maximum TCK	5.0	25	MHz	
'max	Clock Frequency	0.0			

AC Operating Requirements (Continued)

Scan Test Operation

Symbol	Parameter	V _{CC} (V) (Note 11)	(V)		Fig. No.
T _{pu}	Wait Time, Power Up to TCK	5.0	100	ns	
T _{dn}	Power Down Delay	0.0	100	ms	

Note 11: Voltage Range 5.0 is 5.0V ± 0.5 V.

All Input Timing Delays involving TCK are measured from the rising edge of TCK.

Note 12: Timing pertains to BSR 37 and 40 only.


Note 13: This delay represents the timing relationship between the data input and TCK at the associated scan cells numbered 0-8, 9-17, 18-26 and 27-35.

Note 14: This delay represents the timing relationship between AOE/BOE and TCK for scan cells 36 and 39 only.


Note 15: Timing pertains to BSR 38 and 41 only.

Capacitance

Symbol	Parameter	Max Units		Conditions	
C _{IN}	Input Pin Capacitance	5.0	pF	$V_{CC} = 5.0V$	
C _{OUT}	Output Pin Capacitance	15.0	pF	V _{CC} = 5.0V	
C _{PD}	Power Dissipation Capacitance	35.0	pF	V _{CC} = 5.0V	



Physical Dimensions inches (millimeters) unless otherwise noted



56-Lead Ceramic Flatpak (F) NS Package Number WA56A

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMI-CONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation Americas Tel: 1-800-272-9959

Tel: 1-800-272-9959 Fax: 1-800-737-7018 Email: support@nsc.com

www.national.com

National Semiconductor Europe

Fax: +49 (0) 1 80-530 85 86 Email: europe.support@nsc.com Deutsch Tel: +49 (0) 1 80-530 85 85 English Tel: +49 (0) 1 80-532 78 32 Français Tel: +49 (0) 1 80-532 93 58 Italiano Tel: +49 (0) 1 80-534 16 80 National Semiconductor Asia Pacific Customer Response Group Tel: 65-2544466 Fax: 65-2504466 Email: sea.support@nsc.com National Semiconductor Japan Ltd. Tel: 81-3-5620-6175 Fax: 81-3-5620-6179