Sil 164 PanelLink Transmitter **Data Sheet**



General Description

The SiI164 transmitter uses PanelLink® Digital technology to support displays ranging from VGA to UXGA resolutions (25 - 165Mpps) in a single link interface. The SiI164 transmitter has a highly flexible interface with either a 12-bit mode (1/2 pixel per clock edge) or 24-bit mode 1pixel/clock input for true color (16.7 million) support. In 24-bit mode, the SiI164 supports single or dual edge clocking. In 12-bit mode, the SiI164 supports dual edge single clocking or single edge dual clocking. The SiI164 can be programmed though an I²C interface. The SiI164 support Receiver and Hot Plug Detection.

PanelLink Digital technology simplifies PC design by resolving many of the system level issues associated with high-speed mixed signal design, providing the system designer with a digital interface solution that is quicker to market and lower in cost.

Features

- Scaleable Bandwidth: 25 165 Megapixels/sec (VGA to UXGA)
- Flexible Graphics Controller Interface: 12-bit (½ pixel) or 24-bit mode 1 pixel/clock inputs
- Flexible Input Clocking: Single clock single edge (24-bit), Single clock dual edge (12-/24-bit), Dual clock single edge (12-bit)
- I²C Slave Programming Interface
- Low Voltage Interface: 3.3V with option for 1.0 to 1.8V
- Receiver Detection: Supports Hot Plug Detection
- De-skewing Option: varies clock to data
- Low Power: 3.3V core operation and power down mode
- Cable Distance Support: over 5m with twisted pair and fiber-optics ready
- Standards Compliant with DVI 1.0 (DVI is backwards compliant with VESA® P&D™ and DFP)

SiI164 Pin Diagram





Figure 1. SiI 164 Pin Diagram



Functional Block Diagram



Electrical Specifications

Absolute Maximum Conditions

Symbol	Parameter	Min	Тур	Max	Units
V _{cc}	Supply Voltage 3.3V	-0.3		4.0	V
V_{l}	Input Voltage	-0.3		V _{CC} + 0.3	V
Vo	Output Voltage	-0.3		V _{CC} + 0.3	V
T _A	Ambient Temperature (with power applied)	-25		105	°C
T _{STG}	Storage Temperature	-40		125	°C
P_{PD}	Package Power Dissipation			1	W

Normal Operating Conditions

Symbol	Parameter	Min	Тур	Max	Units				
V _{CC}	Supply Voltage	3.0	3.3	3.6	V				
V _{CCN}	Supply Voltage Noise ¹			100	mV_{P-P}				
T _A	Ambient Temperature (with power applied)	0	25	70	°C				

Notes: ¹Guaranteed by design.

Notes: ¹Permanent device damage may occur if absolute maximum conditions are exceeded. ²Functional operation should be restricted to the conditions described under Normal Operating Conditions.

SiI164 SiI/DS-0021-A

DC Digital I/O Specifications

Under normal operating conditions unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
V _{IH}	High Swing High-level Input Voltage	$V_{REF} = V_{CC}$	2.0			V
V _{IL}	High Swing Low-level Input Voltage	$V_{REF} = V_{CC}$			0.8	٧
V_{DDQ}^2	Low Swing Voltage		1		1.8	V
V _{SH}	Low Swing High-level Input Voltage	$V_{REF} = V_{DDQ}/2$	V _{DDQ} /2 + 300mV			V
V_{SL}	Low Swing Low-level Input Voltage	$V_{REF} = V_{DDQ}/2$			V _{DDQ} /2 – 100mV	V
V_{CINL}	Input Clamp Voltage ¹	$I_{CL} = -18mA$			GND -0.8	V
V_{CIPL}	Input Clamp Voltage ¹	$I_{CL} = 18mA$			VCC + 0.8	V
I _{IL}	Input Leakage Current		-10		10	μА

DC Specifications

Under normal operating conditions unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
V_{OD}	Differential Voltage	$R_{LOAD} = 50\Omega$				
	Single ended peak to peak amplitude	$R_{EXT_SWING} = 510\Omega$	510	550	590	mV
V_{DOH}	Differential High-level Output Voltage ¹			AVCC		٧
V_{REF}	Input Reference Voltage	Low Swing	0.5	$V_{DDQ}/2$	0.9	V
		High Swing		VCC		V
I _{DOS}	Differential Output Short Circuit Current ¹	$V_{OUT} = 0V$			5	μΑ
I _{PD}	Power-down Current ²	25°C Ambient, $V_{cc} = 3.3V$		0.2	1.0	mA
I _{CCT}	Transmitter Supply Current	DCLK = 165MHz, 1 pixel/clock mode, $R_{\text{EXT_SWING}} = 510\Omega$				
		Worst Case Pattern ³ 25°C Ambient		85	120	mA

Notes: ¹Guaranteed by design. ²V_{DDQ} Defines max voltage level of low swing input. It is not an actual input voltage.

Notes: ¹Guaranteed by design.

²Assumes all inputs to the transmitter are not toggling.

³Black and white checkerboard pattern, each checker is one pixel wide.

SiI164 SiI/DS-0021-A

AC Specifications

Under normal operating conditions unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
T _{CIP}	IDCK Period, 1-pixel/clock		6.06		40	ns
F _{CIP}	IDCK Frequency, 1-pixel/clock		25		165	MHz
T_{CIH}	IDCK High Time at 165MHz		2.0			ns
T _{CIL}	IDCK Low Time at 165MHz		2.0			ns
T_{IJIT}	Worst Case IDCK Clock Jitter ^{2,3}				2	ns
T _{SIDF}	Data, DE, VSYNC, HSYNC Setup Time to IDCK falling edge	Single Edge (DSEL = 0, DKEN = 0, EDGE = 0)	1.0			ns
T _{HIDF}	Data, DE, VSYNC, HSYNC Hold Time from IDCK falling edge	Single Edge (DSEL = 0, DKEN = 0, EDGE = 0)	0.9			ns
T _{SIDR}	Data, DE, VSYNC, HSYNC Setup Time to IDCK rising edge ¹	Single Edge (DSEL = 0, DKEN = 0, EDGE = 1)	1.0			ns
T _{HIDR}	Data, DE, VSYNC, HSYNC Hold Time from IDCK rising edge ¹	Single Edge (DSEL = 0, DKEN = 0, EDGE = 1)	0.9			ns
T _{SID}	Data, DE, VSYNC, HSYNC Setup Time to IDCK falling/rising edge ¹	Dual Edge (DSEL = 1, DKEN = 0, BSEL = 0)	0.6			ns
T _{HID}	Data, DE, VSYNC, HSYNC Hold Time from IDCK falling/rising edge ¹	Dual Edge (DSEL = 1, DKEN = 0, BSEL = 0)	1.3			ns
T_{DDF}	VSYNC, HSYNC Delay from DE falling edge ¹		1T _{CIP}			ns
T_{DDR}	VSYNC, HSYNC Delay to DE rising edge ¹		1T _{CIP}			ns
T _{HDE}	DE high time ¹	Vertical Blanking Only			8191T _{CIP}	ns
T_LDE	DE low time ^{1,4}	Vertical Blanking Only	128T _{CIP}			ns
T _{STEP}	De-skew step size increment	DKEN = 1		260		ps
S _{LHT}	Differential Swing Low-to-High Transition Time	$C_{LOAD} = 5pF,$ $R_{LOAD} = 50\Omega,$ $R_{EXT_SWING} = 510\Omega$	170	200	230	ps
S _{HLT}	Differential Swing High-to-Low Transition Time	$C_{LOAD} = 5pF,$ $R_{LOAD} = 50\Omega,$ $R_{EXT_SWING} = 510\Omega$	170	200	230	ps

Notes: ¹Guaranteed by design.

²Jitter can be estimated by 1) triggering a digital scope at the rising of input clock and 2) measuring the peak to peak time spread of the rising edge of the input clock at both 0.5µs and 1.0µs after the trigger.

³Actual jitter tolerance may be higher depending on the frequency of the jitter.

⁴DE Low time as defined as per DVI 1.0 Specification, Section 3.4 *Link Timing Requirements*.

Input Timing Diagrams




Figure 2. Clock Cycle/High/Low Times




Figure 3. Differential Transition Times




Figure 4. Control and Single-Edge-Data Setup/Hold Times to IDCK+/IDCK-




Figure 5. Dual Edge Data Setup/Hold Times to IDCK+




Figure 6. VSYNC, HSYNC Delay Times from/to DE




Figure 7. DE High/Low Times

Data Mapping

12-bit Input Mode (BSEL = 0)




Figure 8. Logical Interface Options for 12-bit Mode

12-bit Mode Data Mapping

	Р	P0		P0 P1		1	P2	
	P0L	P0H	P1L	P1H	P2L	P2H		
Pin Name	Low	High	Low	High	Low	High		
D11	G0[3]	R0[7]	G1[3]	R1[7]	G2[3]	R2[7]		
D10	G0[2]	R0[6]	G1[2]	R1[6]	G2[2]	R2[6]		
D9	G0[1]	R0[5]	G1[1]	R1[5]	G2[1]	R2[5]		
D8	G0[0]	R0[4]	G1[0]	R1[4]	G2[0]	R2[4]		
D7	B0[7]	R0[3]	B1[7]	R1[3]	B2[7]	R2[3]		
D6	B0[6]	R0[2]	B1[6]	R1[2]	B2[6]	R2[2]		
D5	B0[5]	R0[1]	B1[5]	R1[1]	B2[5]	R2[1]		
D4	B0[4]	R0[0]	B1[4]	R1[0]	B2[4]	R2[0]		
D3	B0[3]	G0[7]	B1[3]	G1[7]	B2[3]	G2[7]		
D2	B0[2]	G0[6]	B1[2]	G1[6]	B2[2]	G2[6]		
D1	B0[1]	G0[5]	B1[1]	G1[5]	B2[1]	G2[5]		
D0	B0[0]	G0[4]	B1[0]	G1[4]	B2[0]	G2[4]		

Notes: ¹ In the figure, clock edges represented by arrows signify the latching edge. The primary latch edge is indicated by the dark rows. The lower half of the pixel (L) is latched by the primary clock edge.

² Color Pixel Components: R = RED, G = GREEN, B = BLUE

³ Bit significance within a color: [7:0] = [MSB:LSB]

SiI164 SiI/DS-0021-A

24-bit Input Mode (BSEL = 1)




Figure 9. Logical Interface Options for 24-bit Mode

Note: In 24-bit Single Clock Dual Edge Mode, the SiI164 will look at the first clock edge (either falling or rising) after DE goes high to determine the first pixel data. EDGE pin has no affect in 24-bit Single Clock Dual Edge Mode.

24-bit Mode Data Mapping^{1,2,3}

Pin Name	P0	P1	P2
D23	R0[7]	R1[7]	R2[7]
D22	R0[6]	R1[6]	R2[6]
D21	R0[5]	R1[5]	R2[5]
D20	R0[4]	R1[4]	R2[4]
D19	R0[3]	R1[3]	R2[3]
D18	R0[2]	R1[2]	R2[2]
D17	R0[1]	R1[1]	R2[1]
D16	R0[0]	R1[0]	R2[0]
D15	G0[7]	G1[7]	G2[7]
D14	G0[6]	G1[6]	G2[6]
D13	G0[5]	G1[5]	G2[5]
D12	G0[4]	G1[4]	G2[4]
D11	G0[3]	G1[3]	G2[3]
D10	G0[2]	G1[2]	G2[2]
D9	G0[1]	G1[1]	G2[1]
D8	G0[0]	G1[0]	G2[0]
D7	B0[7]	B1[7]	B2[7]
D6	B0[6]	B1[6]	B2[6]
D5	B0[5]	B1[5]	B2[5]
D4	B0[4]	B1[4]	B2[4]
D3	B0[3]	B1[3]	B2[3]
D2	B0[2]	B1[2]	B2[2]
D1	B0[1]	B1[1]	B2[1]
D0	B0[0]	B1[0]	B2[0]

Notes: 1 In the figure, clock edges represented by arrows signify the latching edge. 2 Color Pixel Components: R = RED, G = GREEN, B = BLUE 3 Bit significance within a color: [7:0] = [MSB:LSB]

Data De-skew

Input clock to data setup/hold time can be adjusted through the use of the de-skew feature. It should be noted that it is the clock that is being adjusted. When DKEN is HIGH, the configuration pins DK[3:1] or applicable I^2C registers can be used to vary the input setup/hold time by an amount T_{CD} given by the formula

$$T_{CD} = (DK[3:1] - 4) \times 260psec.$$

Where:

 T_{CD} is the amount setup/hold timing variation DK[3:1] is the setting of the de-skew configuration pins or I^2C registers

This feature can be used in both 12-bit or 24-bit mode.

If DKEN is set LOW and the SiI164 is not in I^2C mode, the DK[3:1] inputs are ignored, and the default setting of $T_{CD} = 0$ is used.




Figure 10. SiI164 De-skewing feature timing

SiI164 SiI/DS-0021-A

Pins Descriptions

Input Pins

Pin Name	Pin#	Type	Description
D23-D12	36-47	In	Top half of 24-bit pixel bus.
			When BSEL = HIGH, this bus inputs the top half of the 24-bit pixel bus.
			When BSEL = LOW, these bits are not used to input pixel data. In this
			mode, the state of D[23:16] is input to the I ² C register CFG. This allows 8-
			bits of user configuration data to be read by the graphics controller through
			the I ² C interface (see I ² C register definition). D[15:12] are reserved for SiI
D14 D0	50.55		use only and should be tied to GND when not in use.
D11-D0	50-55,	In	Bottom half of 24-bit pixel bus / 12-bit pixel bus input.
	58-63		When BSEL = HIGH, this bus inputs the bottom half of the 24-bit pixel bus. When BSEL = LOW, this bus inputs ½ a pixel (12-bits) at every latch edge
			(both falling and/or rising) of the clock.
IDCK+	57	In	Input Data Clock +.
IDCK-	56	In	Input Data Clock This clock is only used in 12-bit mode when dual edge
			clocking is turned off (DSEL = LOW). It is used to provide the ODD
			latching edges for dual clock single edge. If (BSEL = HIGH) or (DSEL =
			HIGH) this pin is unused and should be tied to GND.
DE	2	In	Data enable. This signal is high when input pixel data is valid to the
			transmitter and low otherwise. It is critical that this signal have the same
			setup/hold timing as the data bus.
HSYNC	4	ln	Horizontal Sync input control signal.
VSYNC	5	<u>In</u>	Vertical Sync input control signal.
CTL1/A1/DK1 CTL2/A2/DK2	8 7	In	The use of these multi-function inputs depends on the settings of ISEL and
CTL3/A3/DK3	6		DKEN. These inputs are regular high-swing 3.3V CMOS level inputs. These pins contain weak pull-down resistors so that if left unconnected,
CTL3/A3/DR3	0		they will be LOW.
			ISEL = LOW, DKEN = LOW
			General Purpose Input CTL[3:1] are active, for backward
			compatibility. These pins must be used to send DC signals only
			during the blanking time.
			ISEL = LOW, DKEN = HIGH
			DK[3:1] are active, these inputs are used to select the de-skewing
			setting for the input bus.
			ISEL = HIGH, DKEN = X
			A[3:1] are active, these bits are used to set the lower 3 bits of the
			I ² C device address.

Status Pin

tatus Pin			
Pin Name	Pin #	Type	Description
MSEN	11	Out	Monitor Sense. This pin is an open collector output. The behavior of this
			output depends on whether I ² C interface is enabled or disabled.
			I ² C bus is disabled (ISEL = LOW)
			A HIGH level indicates a powered on receiver is detected at the
			differential outputs.
			A LOW level indicates a powered on receiver is not detected.
			This function can only be used in DC-coupling systems.
			I ² C bus is enabled (ISEL = HIGH)
			The output is programmable through the I ² C interface (see I ² C
			register definitions).
			An external 5K pull-up resistor is required on this pin for systems without
			internal pull-up resistor.

SiI164 SiI/DS-0021-A

Configuration/Programming Pins

		-	ig i iii 3
Pin Name	Pin #	Type	Description
ISEL/RST	13	In	I ² C Interface Select. If HIGH, then the I ² C interface is active. If LOW, the I ² C is inactive and the chip configuration is read from the configuration strapping pins. This pin also acts as an asynchronous reset to the I ² C interface controller. The reset is active when this input is held LOW.
			Note: When the I ² C interface is active, DKEN must be set HIGH
BSEL/SCL	15	In	Input bus select / I ² C clock. This pin is an open collector input. If I ² C bus is enabled (ISEL = HIGH), then this pin is the I ² C clock input. If the I ² C is disabled (ISEL = LOW), then this pin selects the input bus width. Input Bus Select: HIGH selects 24-bit input mode LOW selects 12-bit input mode
DSEL/SDA	14	In	Dual edge clock select / I ² C Data. This pin is an open collector input. If I ² C bus is enabled (ISEL = HIGH), then this pin is the I ² C data line. If the I ² C bus is disabled (ISEL = LOW), then this pin selects whether single clock dual edge is used. Dual edge clock select: When HIGH, IDCK+ latches input data on both falling and rising clock edges. When LOW, IDCK+/IDCK- latches input data on only falling or rising clock edges. In 24-/12-bit mode: If HIGH (dual edge), IDCK+ is used to latch data on both falling and rising edges. If LOW (single edge), IDCK+ latches 1 st half data and IDCK- latches 2 nd half data.
EDGE/HTPLG	9	In	Edge select / Hot Plug input. If the I ² C bus is enabled (ISEL = HIGH), then this pin is used to monitor the "Hot Plug" detect signal (Please refer to the DVI TM or VESA [®] P&D TM and DFP standards). NOTE: This Input is ONLY 3.3V tolerant and has no internal debouncer circuit. If I ² C bus is disabled (ISEL = LOW), then this pin selects the clock edge that will latch the data. How the EDGE setting works depends on whether dual or single edge latching is selected: Dual Edge Mode (DSEL = HIGH) EDGE = LOW, the primary edge (first/even latch edge after DE is asserted) is the falling edge. EDGE = HIGH, the primary edge (first/odd latch edge after DE is asserted) is the rising edge. Note: In 24-bit single clock dual edge mode, EDGE is ignored. Single Edge Mode (DSEL = LOW) EDGE = LOW, the falling edge of the clock is used to latch data. EDGE = HIGH, the rising edge of the clock is used to latch data.
DKEN	35	In	De-Skewing enable. If I²C bus is enabled (ISEL = HIGH), then this pin must be set to HIGH and DK[3:1] are ignored and the de-skewing increments are selected through the I²C interface (see the I²C register definitions). If I²C bus is disabled (ISEL = LOW), then this pin enables the de-skewing increments to be read in through the DK[3:1] pins. When DKEN = LOW, then default de-skewing setting is used. When DKEN = HIGH, then DK[3:1] is used as the de-skewing setting. The deskewing increments are 260psec.

Input Voltage Reference Pin

Pin Name	Pin#	Type	Description
VREF	3	Analog	Input Reference Voltage. Selects the swing range of the digital parallel
		In	data inputs (D[23:0], DE, VSYNC, HSYNC, and IDCK).
			When VREF is HIGH, the digital parallel data inputs are normal high swing
			3.3V inputs.
			When VREF is below 1.8V, the digital parallel data inputs are low swing
			inputs. In low swing mode, VREF must be set to ½ of V _{DDQ} .

Power Management Pin

Pin Name	Pin#	Type	Description
PD	10	In	Power Down (active LOW). A HIGH level indicates normal operation and
			a LOW level indicates power down mode. During power down mode,
			digital input, output buffers and I ² C interface are NOT disabled. The
			PanelLink Digital core is powered down. Note that when ISEL = HIGH,
			this pin should be tied LOW to ensure the chip is powered off when
			RESET is asserted.

Reserved

Pin Name	Pin#	Type	Description
RESERVED	34	In	Must be tied LOW for normal operation.

Differential Signal Data Pins

Pin Name	Pin#	Type	Description
TX0+	25	Analog	TMDS [™] Low Voltage Differential Signal output data pairs.
TX0-	24	Analog	
TX1+	28	Analog	
TX1-	27	Analog	
TX2+	31	Analog	
TX2-	30	Analog	
TXC+	22	Analog	TMDS [™] Low Voltage Differential Signal output clock pairs.
TXC-	21	Analog	
EXT_SWING	19	Analog	Voltage Swing Adjust. A resistor should tie this pin to AVCC. This resistance determines the amplitude of the voltage swing. For remote display applications, 510Ω is recommended. For notebook computers, 680Ω is recommended.

Power and Ground Pins

Pin Name	Pin#	Type	Description	
VCC	1,12,33	Power	Digital VCC, must be set to 3.3V nominal.	
GND	16,48,64	Ground	Digital GND.	
AVCC	23,29	Power	Analog VCC, must be set to 3.3V nominal.	
AGND	20,26,32	Ground	Analog GND.	
PVCC1	18	Power	PLL Analog VCC, must be set to 3.3V nominal.	
PVCC2	49	Power	PLL Analog VCC, must be set to 3.3V nominal.	
PGND	17	Ground	PLL Analog GND.	

I²C Registers

I²C Register Mapping

	3 3							
Addr.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0x0		VND_IDL (RO)						
0x1		VND_IDH (RO)						
0x2	DEV_IDL (RO)							
0x3				DEV_	_IDH (RO)			
0x4		DEV_REV (RO)						
0x5	RSVD[7:0] (RO)							
0x6	FRQ_LOW (RO)							
0x7	FRQ_HIGH (RO)							
0x8	RSVD[1:0]		VEN (R/W)	HEN (R/W)	DSEL	BSEL	EDGE (RW)	PD (RW)
				(RW)	(RW)			
0x9	VLOW (RO) MSEL[2:0] (I		RW)	TSEL	RSEN	HTPLG (RO)	MDI (RW)	
					(RW)	(RO)		
0xA	DK[3:1] (RW)			DKEN	CTL[3:1] (RW)			RSVD
	(RW) (RW)						(RW)	
0xB	CFG[7:0] (D[23:16]) (RO)							
0xC	VDJK[7:0] (RW) Must be set to "89h" for normal operation.							
0xD	RSVD[3:0] (RW) RSVD[3:0] (RO)					3:0] (RO)	·	
0xE	RSVD[7:0] (RW)							
0xF	RSVD[7:0] (RW)							

Notes:
¹ All values are Bit 7 [MSB] and Bit 0 [LSB].

² RW = Read/Write register, RO = Read Only register.

³ RSVD = Reserved register. It is available for future use by Silicon Image, Inc.

⁴ Values in *Bold/Italics* are for Silicon Image, Inc.

⁵ Any read/write register that is RESERVED will require that the user always write the SiI recommended

values. ⁶ There is no default value on RESET except for PD and MSEL. All registers must be written at least once before normal operation can occur.

All other registers do not retain their values after a RESET except for PD and MSEL.
 Note that register 0xC must be set to "89h" for normal operation.

SiI164 SiI/DS-0021-A

I²C Register Definitions

Posister Name		Description		
Register Name	Access	Description		
VND_IDL	RO	Vendor ID Low byte (01h)		
VND_IDH	RO	Vendor ID High byte (00h)		
DEV_IDL	RO	Device ID Low byte (06h)		
DEV_IDH	RO	Device ID High byte (00h)		
DEV_REV	RO	Device Revision (00h)		
FRQ_LOW	RO	Low frequency limit at 1-pixel/clock mode (MHz) (19h)		
FRQ_HIGH	RO	High frequency limit at 1-pixel/clock mode MHz minus 65MHz (MHz) (64h)		
PD	RW	Power Down mode(same function as PD pin)		
		0 – Power Down (Default after RESET)		
		1 – Normal operation		
EDGE	RW	Edge Select (same function as EDGE pin)		
		0 – Input data is falling edge latched (falling edge latched first in dual edge		
		mode)		
		1 – Input data is rising edge latched (rising edge latched first in dual edge		
		mode)		
BSEL	RW	Input Bus Select (same function as BSEL pin)		
		0 – Input data bus is 12-bits wide		
		1 – Input data bus is 24-bits wide		
DSEL	RW	Dual Edge Clock Select (same function as DSEL pin)		
		0 – Input data is single edge latched		
		1 – Input data is dual edge latched		
HEN	RW	Horizontal Sync Enable:		
		0 – HSYNC input is transmitted as fixed LOW		
		1 – HSYNC input is transmitted as is		
VEN	RW	Vertical Sync Enable:		
		0 – VSYNC input is transmitted as fixed LOW		
		1 – VSYNC input is transmitted as is		
MDI	RW	Monitor Detect Interrupt		
		0 – Detection signal has changed logic level (write one to this bit to clear)		
LITRI O	DO.	1 – Detection signal has not changed state		
HTPLG	RO	Hot Plug Detect input, the state of HTPLG pin can be read from this bit		
RSEN	RO	This bit is HIGH if a powered on receiver is connected to the transmitter		
		outputs, LOW otherwise. This function is only available for use in DC-coupled		
T051	D)A/	systems.		
TSEL	RW	Interrupt Generation Method		
		0 – Interrupt bit (MDI) is generated by monitoring RSEN		
MOEL (2.01	RW	pt bit (MDI) is generated by monitoring HTPLG		
MSEL[2:0]	KVV	Select source of the MSEN output pin 000 – Force MSEN outputs high (disabled – default after RESET)		
		000 – Porce MisEN outputs high (disabled – default after RESET) 001 – Outputs the MDI bit (interrupt)		
		010 – Output the RSEN bit (receiver detect)		
		011 – Outputs the HTPLG bit (hot plug detect)		
		orr outputs the rrir to bit (not plug detect)		
VLOW	RO	This bit is a 1 if the VREF signal indicates low swing inputs.		
12011	1.0	It is a 0 if VREF indicates high swing inputs		
CTL[3:1]	RW	General purpose inputs (same as CTL[3:1] pins)		
CFG[7:0]	RO	Contains state of inputs D[23:16]. These pins can be used to provide user		
OI G[1.0]	1.0	selectable configuration data through the I ² C bus. Only available in 12-bit		
		mode		
VDJK[7:0]	RW	Must be set to "89h" for normal operation		
100K[1.0]	17.4.4	must be set to osti toi normai operation		

I²C Register Definitions (cont'd)

Register Name	Access	Description			
DK[3:1]	RW	De-Skewing Setting. Increment 260psec.			
		000 : 1 step -> minimum setup / maximum hold			
		001 : 2 step			
		010 : 3 step			
		011:4 step			
		100 : 5 step -> default			
		101 : 6 step			
		110 : 7 step			
		111 : 8 step -> maximum setup / minimum hold			
DKEN	RW	De-Skewing Enable through DK[3:1] bits. HIGH when enabled, LOW			
		otherwise.			

I²C Slave Interface

The SiI164 slave state machine does not require an internal clock and supports only byte read and write (see Figures below). Page mode is not supported. The 7-bit binary address of the I^2C machine is "0111 $A_3A_2A_1X$ ", where A[3:1] are pin programmable or set to "000" by default.




Figure 11. I²C Byte Read




Figure 12. I²C Byte Write


RESET Description

The input pin ISEL/RST serves as an asynchronous RESET (active LOW) for the I^2C slave controller in I^2C mode. The programming registers, that are accessible over the I^2C bus, do not retain their previous values during and after the RESET. Registers PD and MSEL[2:0] are both disabled after RESET. All of the I^2C registers must be manually set to ensure proper operation. The minimum low time for proper RESET is T_{CIP} . The state of these bits is set during the RESET period according to the following rules:

- After a RESET, the SiI164 will be turned OFF. When RESET is asserted, the SiI164 power down control bit, PD, is forced LOW. When the SiI164 comes out of RESET (ISEL/RST is set HIGH), the SiI164 will be turned OFF. To turn the SiI164 back ON, the PD bit must be set HIGH over the I²C bus.
- After a RESET, MSEN output is disabled. When RESET is asserted, MSEN[2:1] is forced to '000'.
 This causes the MSEN output to be tri-stated.

Package Dimensions

64-pin TQPF Package Dimensions






Figure 13. SiI164 Package Diagram

Copyright Notice

This manual is copyrighted by Silicon Image, Inc. Do not reproduce, transform to any other format, or send/transmit any part of this documentation without the express written permission of Silicon Image, Inc.

Trademark Acknowledgment

Silicon Image, the Silicon Image logo, PanelLink[®] and the PanelLink[®] Digital logo are registered trademarks of Silicon Image, Inc. TMDSTM is a trademark of Silicon Image, Inc. VESA[®] is a registered trademark of the Video Electronics Standards Association. TMDSTM is a licensed trademark of VESA[®]. All other trademarks are the property of their respective holders.

Disclaimer

This document provides technical information for the user. Silicon Image, Inc. reserves the right to modify the information in this document as necessary. The customer should make sure that they have the most recent data sheet version. Silicon Image, Inc. holds no responsibility for any errors that may appear in this document. Customers should take appropriate action to ensure their use of the products does not infringe upon any patents. Silicon Image, Inc. respects valid patent rights of third parties and does not infringe upon or assist others to infringe upon such rights.

Ordering Information

Part Number: SiI164CT64

Revision History

Revision	Date	Comment
0.1	6/99	First Draft
0.8	7/99	Preliminary release
Α	3/00	Full release

© 2000 Silicon Image, Inc. 3/00 Sil /DS-0009-A

Silicon Image, Inc. Tel: (408) 616-4000, 1-888-PanelLink

1060 E. Arques Avenue Fax: (408) 830-9529

Sunnyvale, CA 94086 E-mail: salessupport@siimage.com

USA Web: www.panellink.com or www.panellink.com