# S5K711CA, S5K711LA (1/7" CIF CMOS Image Sensor)

**Preliminary Specification** 

Revision 0.2 Apr. 2002

# **DOCUMENT TITLE**

1/7" Optical Size 352x352(CIF) 3.3V/2.8V CMOS Image Sensor

# **REVISION HISTORY**

Revision No.	<u>History</u>	<b>Draft Date</b>	<u>Remark</u>
0.0	Initial Draft	Feb. 16, 2002	Preliminary
0.1	Pin description error corrected (LHOLD polarity). Timing chart added.	Feb. 21, 2002	Preliminary
0.2	STRB signal polarity error corrected SFCM timing diagram corrected Operation description added.	Apr. 10, 2002	Preliminary



#### INTRODUCTION

The S5K711CA and S5K711LA are highly integrated single chip CMOS image sensors fabricated by SAMSUNG  $0.35\mu m$  CMOS image sensor process technology. It is developed for imaging application to realize high-efficiency and low-power photo sensor. The sensor has 352 x 352 effective pixels with 1/7 inch optical format. The sensor has on-chip 8-bit ADC blocks to digitize the pixel output and also on-chip CDS to reduce Fixed Pattern Noise (FPN) drastically. With its few interface signals and 8-bit raw data directly connected to the external devices, a camera system can be configured easily. S5K711CA is suitable for a camera system with standard 3.3V logic operation and S5K711LA is suitable for low power camera module with 2.8V power supply.

#### **FEATURES**

Process Technology: 0.35μm DPTM CMOS

— Optical Size: 1/7 inch

Unit Pixel: 5.6 μm X 5.6 μm

Effective Resolution: 352X352, CIF

Line Progressive Read Out.

8-bit Raw Image Data Output

Programmable Exposure Time

Programmable Gain Control

Auto Dark Level Compensation

Windowing and Panning

— Sub-Sampling (2X, 3X, 4X)

Cotinuous and Single Frame Capture Mode

Standby-Mode for Power Saving

Maximum 70 Frame per Second

Bad Pixel Replacement


Single Power Supply Voltage: 3.3V or 2.8V

— Package Type: 32-CLCC/PLCC

#### **PRODUCTS**


Product Code	Power Supply	Backend Process	Description
S5K711CA01	3.3 V	None	Managhrama imaga gangar
S5K711LA01	2.8 V	None	Monochrome image sensor
S5K711CA02	3.3 V	On-chip micro lens	High sensitivity monochrome
S5K711LA02	2.8 V	On-chip micro lens	Image sensor
S5K711CA03	3.3 V	On-chip color filter	RGB color image sensor
S5K711LA03	2.8 V	and micro lens	NGD COIOI IIIIage Selisoi

# **BLOCK DIAGRAM**




# **BLOCK DIAGRAM**

(TOP VIEW ON CHIP. DISPLAYED IMAGE WILL BE FLIPPED.)



# **PIN CONFIGURATION**



# **MAXIMUM ABSOLUTE LIMIT**

Characteristic	Symbol	Value	Unit
Operating voltage			
(VDDD, VDDA supply relative to VSSD, VSSA)	$V_{DD}$	-0.3 to 3.8	V
Input voltage	V <sub>IN</sub>	-0.3 to V <sub>DD</sub> +0.3 (Max. 3.8)	
Operating temperature	T <sub>OPR</sub>	-20 to +60	
Storage temperature	T <sub>STG</sub>	-40 to +125 <sup>(1)</sup>	°C
		-40 to +85 <sup>(2)</sup>	

# NOTES:

- 1. The maximum allowed storage temperature for S5K711C(L)X01.
- 2. The maximum allowed storage temperature for S5K711C(L)X02 and S5K711C(L)X03.

# **ELECTRICAL CHARACTERISTICS**

# **DC Characteristics**

 $(T_A = -20 \text{ to } +60^{\circ}\text{C}, C_1 = 15\text{pF})$ 

Characteristics	Symbol	Condi	tion	Min	Тур	Max	Unit
Operating voltage	$V_{DD}$	VDDD, \	/DDA	3.0	3.3	3.6	V
				2.55	2.8	3.05	
Input voltage (1)	V <sub>IH</sub>	-		0.8V <sub>DD</sub>	-	-	
	V <sub>IL</sub>	-		0	-	0.2V <sub>DD</sub>	
Input leakage current <sup>(2)</sup>	I <sub>IL</sub>	$V_{IN} = V_{DD}$ to $V_{SS}$	$V_{IN} = V_{DD}$ to $V_{SS}$			10	μΑ
Input leakage current with pull-down <sup>(3)</sup>	I <sub>ILD</sub>	$V_{IN} = V_{DD}$	10	30	60		
High Level Output	V <sub>OH</sub>	$I_{OH} = -1\mu A$	V <sub>DD</sub> -0.05	-	-	V	
voltage (4)		I <sub>OH</sub> = -4mA	2.4	-	-		
Low Level Output	V <sub>OL</sub>	I <sub>OL</sub> = 1μA		-	-	0.05	
voltage (5)		I <sub>OL</sub> = 4mA		-	-	0.4	
High-Z output leakage current <sup>(6)</sup>	I <sub>OZ</sub>	$V_{OUT} = V_{DD}$		-	-	10	μΑ
Supply current	I <sub>STB</sub>	STBYN=Low(Active) All input clocks = Low		-	-	5	μА
	I <sub>DD</sub>	f <sub>MCLK</sub> = 12 MHz	V <sub>DD</sub> = 3.3V <sup>(7)</sup>	-	27	-	mA
		0 lux illumination	V <sub>DD</sub> = 2.8V <sup>(8)</sup>	-	18	-	

# NOTES:

- 1. Applied to MCLK, RSTN, STBYN, STRB, SCL, SDA, TEST1, TEST2 pin.
- 2. MCLK, RSTN, STBYN, STRB, SCL, SDA pin
- 3. TEST1, TEST2 pin
- 4. DCLK, HSYNC, VSYNC, DATA0 to DATA7 pin
- 5. DCLK, HSYNC, VSYNC, DATA0 to DATA7, SCL, SDA pin
- 6. SDA pin when in High-Z output state
- 7. S5K711CA
- 8. S5K711LA



9

#### **Imaging Characteristics**

(Light source with 3200K of color temperature and IR cut filter (CM-500S, 1mm thickness) is used. Electrical operating conditions follow the recommended typical values. The control registers are set to the default values.  $T_A = 25^{\circ}\text{C}$  if not specified.)

Characteristic	Symbol	Condition	Min	Тур	Max	Unit
Saturation level <sup>(1)</sup>	$V_{SAT}$	S5K711CA	950	1000	-	mV
		S5K711LA	850	900	-	
Sensitivity <sup>(2)</sup>	S	S5K711(C,L)X01	-	1500	-	mV/lux sec
		S5K711(C,L)X02	-	4000	-	
		S5K711(C,L)X03	-	1500	-	
Dark level <sup>(3)</sup>	$V_{DARK}$	T <sub>A</sub> = 40°C	-	9	18	mV/sec
		T <sub>A</sub> = 60°C	-	50	100	
Dynamic range <sup>(4)</sup>	DR		-	48	-	dB
Signal to noise ratio <sup>(5)</sup>	S/N		-	40	-	
Dark signal non-uniformity <sup>(6)</sup>	DSNU	T <sub>A</sub> = 60°C	-	-	100	mV/sec
Photo response non- uniformity <sup>(7)</sup>	PRNU		-	4	8	%
Vertical fixed pattern noise <sup>(8)</sup>	VFPN			4	8	%
Horizontal fixed pattern noise <sup>(9)</sup>	HFPN			4	8	%

#### NOTES:

- 1. Measured minimum output level at 100 lux illumination for exposure time 1/30 sec. 7X7 rank filter is applied for the whole pixel area to elemiate the values from defective pixels.
- 2. Measured average output at 25% of saturation level illumination for exposure time 1/30 sec. Green channel output values are used for color version.
- 3. Measured average output at zero illumination without any offset compensation for exposure time 1/30 sec.
- 4. 20 log (saturation level/ dark level rms noise excluding fixed pattern noise). 48dB is limited by 8-bit ADC.
- 5. 20 log (average output level/rms noise excluding fixed pattern noise) at 25% of saturation level illumination for exposure time 1/30 sec.
- 6. Difference between maximum and minimum pixel output levels at zero illumination for exposure time 1/30 sec. 7X7 median filter is applied for the whole pixel area to elemiate the values from defective pixels.
- 7, Difference between maximum and minimum pixel output levels divided by average output level at 25% of saturation level illumination for exposure time 1/30 sec. 7X7 median filter is applied for the whole pixel area to elemiate the values from defective pixels.
- 8. For the column-averaged pixel output values, maximum relative deviation of values from 7-depth median filtered values for neighboring 7 columns at 25% of saturation level illumination for exposure time 1/30 sec.
- 9. For the row-averaged pixel output values, maximum relative deviation of values from 7-depth median filtered values for neighboring 7 columns at 25% of saturation level illumination for exposure time 1/30 sec.

CTRONICS

# **AC Characteristics**

 $(V_{DD} = 3.0 \text{V to } 3.6 \text{V for S5K711CA}, \ V_{DD} = 2.55 \text{V to } 3.05 \text{V for S5K711LA}, \ \text{Ta} = -20 \text{ to } + 60\,^{\circ}\text{C}, \ \text{C}_{L} = 50 \text{pF})$ 

Characteristic	Symbol	Condition	Min	Тур	Max	Unit
Main input clock frequency	f <sub>MCLK</sub>	Duty = 50%	6	12	30	MHz
Data output clock frequency	f <sub>DCLK</sub>	-	2	6	15	
Propagation delay time	t <sub>PDMV</sub>	VSYNC output	-	-	20	ns
from main input clock	t <sub>PDMH</sub>	HSYNC output	-	-	20	
	t <sub>PDMD</sub>	DCLK output	-	-	15	
	t <sub>PDMO</sub>	DATA output	-	-	20	
Propagation delay time	t <sub>PDDV</sub>	VSYNC output	i	-	10	
from data output clock	t <sub>PDDH</sub>	HSYNC output	-	ı	5	
	t <sub>PDDO</sub>	DATA output	-	-	5	
Reset input pulse width	t <sub>WRST</sub>	RSTN=low(active)	5	-	-	T <sub>MCLK</sub> <sup>(1)</sup>
Standby input pulse width	t <sub>WSTB</sub>	STBYN=low(active)	4	-	-	

# NOTES:

# I<sup>2</sup>C Serial Interface Characteristics

Characteristic	Symbol	Condition	Min	Тур	Max	Unit
Clock frequency	f <sub>SCK</sub>	-	-	-	400	kHz
Clock high pulse width	$t_{WH}$	SCK	800	-	-	ns
Clock low pulse width	$t_WL$	SCK	1000	-	-	
Clock rise/fall time	t <sub>R</sub> /t <sub>F</sub>	SCK, SDA	-	-	300	
Data set-up time	t <sub>DS</sub>	SDA to SCK	300	-	-	
Data hold time	t <sub>DH</sub>	SDA to SCK	1200	-	-	
START condition hold time	t <sub>STH</sub>	-	4			T <sub>MCLK</sub>
STOP condition setup time	t <sub>STS</sub>	-	4	-	-	
STOP to new START gap	t <sub>GSS</sub>	-	8	-	-	
Capacitance for each pin	C <sub>PIN</sub>	SCL, SDA	-	-	4	pF
Capacitive bus load	C <sub>BUS</sub>	SCL, SDA	-	-	200	
Pull-up resistor	R <sub>PU</sub>	SCL, SDA to V <sub>DD</sub>	1.5	-	10	kΩ



<sup>1.</sup> The period time of main input clock, **MCLK**.

# **PIN DESCRIPTION**

**Table 1. Pin Description** 

Pin No	I/O	Name	Function
VDDD (16)	Power	Digital power supply	For I/O circuit and logical circuit ( $V_{DD} \pm 10\%$ )
VSSD (1)	Power		0V (GND)
VDDA (3, 14, 23, 26)	Power	Analog power supply	For analog circuit ( $V_{DD} \pm 10\%$ )
VSSA (2, 15, 22, 27)	Power		0V (GND)
MCLK (32)	I	Master clock	Master clock pulse input for all timing generators.
RSTN (29)	I	Reset	Initializing all the device registers. (Active low)
STBYN (28)	I	Standby	Activating power saving mode.  ( high=normal operation, low=power saving mode )
LHOLD (24)	I	Line hold	Asserting the device to hold line progress for zoomed image output.  ( low= line holding, high= normal operation)
STRB (25)	I	Strobing	Triggering the integration start and stop when single frame capture mode.
DATA0~DATA7 (5~12)	0	Image data output	8-bit image data outputs. When ADC resolution is reduced, the unused lower bits are set to 0.
DCLK (17)	0	Data clock	Image data output synchronizing pulse output.
HSYNC (18)	0	Horizontal sync clock	Horizontal synchronizing pulse or data valid signal output.
VSYNC (19)	0	Vertical sync clock	Vertical synchronizing pulse or line valid signal output.
SCL (31)	I	Serial interface clock	I2C serial interface clock input
SDA (30)	I/O	Serial interface data	I2C serial interface data bus (external pull-up resistor required)
TEST1 (20)	I	Test input 1	Test input signal. Though it can be opened in normal operation (internally pulled down), it is recommended to ground the test pins.
TEST2 (21)	I	Test input 2	Test input signal. Though it can be opened in normal operation (internally pulled down), it is recommended to ground the test pins.

# **Control Registers**

Address (Hex)	Reset Value	Bits	Mnemonic	Description
00h	00h	[5]	sckinv	(Factory use only) Column color inversion
		[4]	idinv	(Factory use only) Line color inversion
		[3]	bprm	Bad pixel replacement mode
				0b: disabled (default), 1b: enabled
		[2]	dlcm	Dark level compensation mode
				0b: manual (default), 1b: auto
		[1]	ccsm	Color channel separation mode
				0b: not separated (default), 1b: separated
		[0]	shutc	Electronic shutter mode
				0b: disabled (default), 1b: enabled
01h	10h	[7]	mircv	Vertical mirror control
				0b: normal (default), 1b: mirrored
		[6]	mirch	Horizontal mirror control
				0b: normal (default), 1b: mirrored
		[5:4]	mcdiv	Main clock divider
				00b: DCLK=MCLK, 01b: DCLK=MCLK+2 (default)
			_	10b: DCLK=MCLK÷4, 11b: DCLK=MCLK÷8
		[3:2]	subsr	Row subsampling mode
				00b: disabled (default),
		[4.0]	subsc	01b: 2X, 10b: 3X, 11b: 4X
		[1:0]	Subsc	Column subsampling mode 00b: disabled (default),
				00b: disabled (default), 01b: 2X, 10b: 3X, 11b: 4X
02h	00h	[0]	wrp_high	Row start point for window of interest
03h	0Eh	[7:0]	wrp_low	wrp[8:0] = 14d(default)
04h	00h	[0]	wcp_high	Column start point for window of interest
05h	0Eh	[7:0]	wcp_low	wcp[8:0] = 14d(default)
06h	01h	[0]	wrd_high	Row depth for window of interest
07h	20h	[7:0]	wrd_low	wrd[8:0] = 288d(default)
08h	01h	[1:0]	wcw_high	Column width for window of interest
09h	60h	[7:0]	wcw_low	wcw[9:0] = 352d(default)
0Ah	80h	[7:0]	offsdef	(Factory use only) Analog offset reference
				offsdef[7:0] = 128d (default)



Address (Hex)	Reset Value	Bits	Mnemonic	Description
0Bh	01h	[3]	sfcen	Single frame capture enable
				0b: disabled (default), 1b: enabled
		[2:0]	sint_high	Integration time in single frame capture mode
0Ch	8Fh	[7:0]	sint_low	sint[10:0] = 399d (default)
0Dh	00h	[3:0]	cintr_high	Row-step integration time in continuous frame
0Eh	C7h	[7:0]	cintr_low	capture mode
				cintr[11:0] = 199d (default)
0Fh	00h	[4:0]	cintc_high	Column-step integration time in continuous frame capture mode
10h	00h	[7:0]	cintc_low	cintc[12:0] = 0d (default)
11h	01h	[7:0]	vswd	VSYNC width
	•	[]		vswd[7:0] = 1d (default)
12h	00h	[5]	vspolar	VSYNC polarity
				0: active high (default), 1: active low
		[4]	vsdisp	VSYNC display mode
				0: sync mode (default), 1: data valid mode
		[1:0]	vsstrt_high	VSYNC start position
13h	00h	[7:0]	vsstrt_low	vsstrt[9:0] = 0d (default)
14h	00h	[3:0]	vblank_high	Vertical blank depth
15h	6Fh	[7:0]	vblank_low	vblank[11:0] = 111d (default)
16h	20h	[7:0]	hswd	HSYNC width
				hswd[7:0] = 32d (default)
17h	00h	[5]	hspolar	HSYNC polarity
				0: active high (default), 1: active low
		[4]	hsdisp	HSYNC display mode
				0: sync mode (default), 1: data valid mode
		[1:0]	hsstart_high	HSYNC start position
18h	00h	[7:0]	hsstart_low	hsstrt[9:0] = 0d (default)
19h	00h	[5:0]	hblank_high	Horizontal blank depth
1Ah	94h	[7:0]	hblank_low	hblank[13:0] = 148d (default)

Address (Hex)	Reset Value	Bits	Mnemonic	Description
1Bh	77h	[3:0]	sgg1	1 <sup>st</sup> sectional global gain
				sgg1[3:0] = 7d (default)
		[7:4]	sgg2	2 <sup>nd</sup> sectional global gain
				sgg2[3:0] = 7d (default)
1Ch	77h	[3:0]	sgg3	3 <sup>rd</sup> sectional global gain
				sgg3[3:0] = 7d (default)
		[7:4]	sgg4	4 <sup>th</sup> sectional global gain
				sgg4[3:0] = 7d (default)
1Dh	00h	[6:0]	pgcr	Red channel gain
				pgcr[6:0] = 0d (default)
1Eh	00h	[6:0]	pgcg1	Green(Red row) channel gain or all channel gain (ccsm=0)
				pgcg1[6:0] = 0d (default)
1Fh	00h	[6:0]	pgcg2	Green(Blue row) channel gain
				pgcg2[6:0] = 0d (default)
20h	00h	[6:0]	pgcb	Blue channel gain
				pgcb[6:0] = 0d (default)
21h	80h	[7:0]	offsr	Red channel analog offset
				offsr[7:0] = 128 (default)
22h	80h	[7:0]	offsg1	Green(Red row) channel analog offset or all channel offset (ccsm=0)
				offsg1[7:0] = 128 (default)
23h	80h	[7:0]	offsg2	Green(Blue row) channel analog offset
				offsg2[7:0] = 128 (default)
24h	80h	[7:0]	offsb	Blue channel analog offset
				offsb[7:0] = 128 (default)
25h	14h	[6:0]	pthresh	Bad pixel threshold
				pthresh[6:0] = 20d (default)
26h	00h	[7:0]	adcoffs	ADC offset adcoffs[7:0] = 0d (default)
27h	01h	[4]	clipen	(Factory use only) Reset clipping enable
		[3:0]	p12stp	(Factory use only) P12 start control



Address (Hex)	Reset Value	Bits	Mnemonic	Description
28h	40h	[7:5]	stbystrt	(Factory use only) Stand-by start
		[4:0]	stbystp	(Factory use only) Stand-by stop
29h	00h	[7:0]	rxstrt	(Factory use only) Reset start control
2Ah	00h	[7:0]	blank	Blank register for general purpose
2Bh	02h	[3]	vtest	(Factory use only) Vertical function test mode
		[2]	htest	(Factory use only) Horizontal function test mode
		[1]	i2ctest	(Factory use only) IIC test mode
		[0]	nandtree	(Factory use only) NAND tree test mode

#### **OPERATION DESCRIPTION**

#### 1. Output Data Format

#### 1-1. Main Clock Divider

All the data output and sync signals are synchronized to data clock output (**DCLK**). It is generated by dividing the input main clock (**MCLK**). The dividing ratio is 1, 2, 4, and 8 according to main clock dividing control register (**mcdiv**). If ratio of 1 is used, the duty must be within 40% to 60%.

#### 1-2. Synchronous Signal Output

The horizontal sync(**HSYNC**) and vertical sync(**VSYNC**) signals are also available. The sync pulse width, polarity and position are programmable by control registers (ref. timing chart). When display mode is enabled, the sync signal outputs indicate that the output data is valid (**hsdisp=1**) or the output rows are valid (**vsdisp=1**).

#### 1-3. Window of Interest Control

Window of Interest (WOI) is defined as the pixel address range to be read out. The WOI can be assigned anywhere on the pixel array. It is composed of four values: row start pointer(**wrp**), column start pointer(**wcp**), row depth(**wrd**) and column width(**wcw**). Each value can be programmed by control registers. For convenience of color signal processing, **wcp** is truncated to even numbers so that the starting data of each line is the red and green column of Bayer pattern. Figure 4 refers to a pictorial representation of the WOI on the displayed pixel




image.

Figure 4. WOI definition.

#### 1-4. Vertical Mirror and Horizontal Mirror Mode Control

The pixel data are read out from left to right in horizontal direction and from top to bottom in vertical direction normally. By changing the mirror mode, the read-out sequence can be reversed and the resulting image can be flipped like a mirror image. Pixel data are read out from right to left in horizontal mirror mode and from bottom to top in vertical mirror mode. The horizontal and the vertical mirror mode can programmed by Horizontal Mirror Control Register (mircv).

# 1-5. Sub-sampling Control

The user can read out the pixel data in sub-sampling rate in both horizontal and vertical direction. Sub-sampling can be done in four rates: full, 1/2, 1/3 and 1/4. The user controls the sub-sampling using the Sub-sampling Control Registers, **subsr** and **subsc**. The sub-sampling is performed only in the Bayer space.

SAMSUNG




Figure 5. Bayer Space Sub-Sampling Examples

#### 1-6. Line Rate and Frame Rate Control (Virtual Frame)

The line rate and the frame rate can be changeable by varying the size of virtual frame. The virtual frame's width and depth are controlled by effective WOI and blank depthes. The effective WOI is scaled by the subsampling factors from WOI set by register values. For CDS and ADC function, the virtual column width must be larger than 256/(2^mcdiv)+180. The resulting frame time and line time which are inverse of frame rate and line rate are represented by following equations:

```
1 frame time = { wrd / (subsr+1) + vblank } * (1 line time)
1 line time = { wcw / (subsc+1) + hblank } * (DCLK period)
```

#### 1-7. Continuous Frame Capture Mode(CFCM) Integration Time Control (Electronic Shutter Control)

In CFCM operation, the integration time is controlled by shutter operation. The shutter operation is done when shutter control register (**shutc**) is set to "1". In shutter operation, the integration time is determined by the Row Step Integration Time Control Register(**cintr**) and Column Step Integration Time Control Register(**cintc**). The resulting integration time is expressed as;

```
Integration Time = (cintr - 1) * (1 line time) + (cintc +110) * (DCLK period) where cintr = 1 to { wrd / (subsr+1) + vblank }, cintc = 0 to { wcw / (subsc+1) + hblank -180 }.
```

#### 1-8. Single Frame Capture Mode(SFCM) Integration Time Control

To capture a still image, SFCM can be set by Single Frame Capture Enable Register(**sfcen**). Rolling shutter mode is implemented. The integration time is controlled by SFCM Integration Time Register (**sint**). The light integration period for each rows progresses with reading rows. The integration time is expressed as:

Integration Time = sint \* (1 line time)



17

#### 2. Analog to Digital Converter (ADC)

The image sensor has on-chip ADC. Two-channel column parallel ADC scheme is used for separated color channel gain and offset control.

#### 2-1. ADC resolution

The ADC resolution is fixed to 8bit.

#### 2-2. Correlated Double Sampling (CDS)

The analog output signal of each pixel includes some temporal random noise caused by the pixel reset action and some fixed pattern noise by the in-pixel amplifier offset deviation. To eliminate those noise components, a correlated double sampling(CDS) circuit is used before converting to digital. The output signal sampled twice, once for the reset level and once for the actual signal level sampling.

#### 2-3. Programmable Gain and Offset Control

The user can controls the gain of individual color channel by the Programmable Gain Control Registers (pgcr, pgcg1, pgcg2, pgcb) and offset by Offset Control Registers (offsr, offsg1, offsg2, offsb). If the Color Channel Separation Mode is disabled (ccsm=0), pgcg1 and offsg1 change the gains and offsets for all channels. As increasing the gain control register, the ADC conversion input range decreases and the gain increased as following equation:

	R	G1	R	G1
	G2	В	G2	В
	R	G1	R	G1
	G2	В	G2	В

Channel Gain = 128 / (128 – Programmable Gain Control Register Value[6:0])




Figure 6. Relative Channel Gain

#### 2-4. Quadrisectional Global Gain Control

The user can controls the global gain to change the gain for all color channels by the Global Gain Control Registers (**sgg1**, **sgg2**, **sgg3**, **sgg4**). The global gain control register is composed of four register groups and each register value decides the gain for each guarter section of output code level.

Global Gain = (sgg[3:0]+1)/8





Figure 7. Relative Global Gain

The ADC gain is dependent on **MCLK** frequency (not on **DCLK** frequency). The default global gain is set for typical **MCLK** frequency (12MHz). When the frequency is changed, the global gain should be changed to maintain the resulting gain over unity for assuring appropriate ADC conversion range.



SAMSUNG

cs 19

#### Figure 8. Recommended Minimum Global Gain Control Value

By appropriately programming these four register values, the different output resolution according to the signal can be achieved and the intra-scene dynamic range can be increased by 16 times. In another application, the sectional global gain control can be used as a rough gamma correction with four sectional linear approximation curve as shown in Figure 9.




Figure 9. Quadrisectional Glabal Gain Control

#### 3. Post Processing

#### 3-1. Dark Level Compensation

The dark level of Image sensor is defined as average output level without illumination. It includes pixel output caused by leakage current of the photodiodes and ADC offset. To compensate the dark level, the output level of optical black(OB) pixels can be a good reference value. When Auto Dark Level Compensation Register (dlcm) is set, the image sensor detects the OB pixel level at the start of every frame and anglog-to-digital conversion range is shifted to compensate the dark level for that frame. So, the resulting output data of that frame will be almost zero under dark state. If user wants the dark level which is not zero, the ADC Offset Register (adcoffs) can be used. The lower 7-bit value represent the offset value in outout code for compensation and the MSB is the sign to define whether the offset is positive (adcoffs[7]=0) or negative (adcoffs[7]=1). When not in auto dark level compensation mode, the adcoffs[7:0] act as a output code value to subtract the output image data. Please notify that the all the 8-bit data are used for an offset value without sign bit.

#### 3-2. Bad Pixel Replacement

When the Bad Pixel Replacement Register (bprm) is enabled, the image sensor check that the image data is less or greater than horizontally neighboring pixels in same color channel by the preset threshold value (pthresh). If satisfied, the output of the pixel is replaced by the averaged value of the neghiboring two pixels. The detectable defected pixels are rare and the bad pixel replacement action can remove defected image effectively. But it reduces the line resolution in horizontal direction.



# 4. I<sup>2</sup>C Serial Interface

The I<sup>2</sup>C is an industry standard serial interface. The I<sup>2</sup>C contains a serial two-wire half duplex interface that features bi-directional operation, master or slave mode. The general **SDA** and **SCL** are the bi-directional data and clock pins, respectively. These pins are open-drain type ports and will require a pull-up resistor to VDD. The image sensor operates in salve mode only and the **SCL** is input only. The I<sup>2</sup>C bus interface is composed of following parts: START signal, 7-bit slave device address (0010001b) transmission followed by a read/write bit, an acknowledgement signal from the slave, 8-bit data transfer followed by an acknowledgement signal and STOP signal. The **SDA** bus line may only be changed while **SCL** is low. The data on the **SDA** bus line is valid on the high-to-low transition of **SCL**.




Figure 10. I<sup>2</sup>C Bus Write Cycle





Figure 11. I<sup>2</sup>C Bus Read Cycle

21


# **TIMING CHART**

#### **VERTICAL TIMING DIAGRAM**


Continuous Frame Capture Mode



( Delayed Vertical Sync Case)




( Vertical Data Valid Mode Case) vsdisp=1






# **VERTICAL TIMING DIAGRAM (continued)**

Single Frame Capture Mode






#### HORIZONTAL TIMING DIAGRAM





# **LINE HOLD MODE TIMING DIAGRAM**



# PACKAGE DIMENSION

# 32pin CLCC

